THE UNIVERSITY OF MICHIGAN



February 1968

Memorandum 15

CONCOMP

A 201 A DATA COMMUNICATION ADAPTER FOR THE PDP-8:

Preliminary Engineering Design Report

David E. Wood

DDC

MAY 8 1968

Uning E

Reproduced by the
CLEARINGHOUSE
for Federal Scientific & Technical
Information Springfield Va. 22151

School in approved

Memorandum 15

A 201A DATA COMMUNICATION ADAPTOR FOR THE PDP-8: PRELIMINARY ENGINEERING DESIGN REPORT

David E. Wood

CONCOM: Research in Conversational Use of Computers
F. H. Westervelt, Project Director
ORA Project 07449

supported by.

ADVANCED RESEARCH PROJECTS AGENCY DEPARTMENT OF DEFENSE WASHINGTON, D.C.

CONTRACT NO. DA-49-083 04A-3050 ARPA ORDER NO. 716

administered through:

OFFICE OF RESEARCH ADMINISTRATION ANN ARBOR

February 1968

TABLE OF CONTENTS

	Page
INTRODUCTION	1
DESIGN OBJECTIVES	2
SYSTEM DESCRIPTION	3
PROGRAMMING AND CONTROL CONSIDERATIONS	7
A DATA FORMAT SCHEME	14
DETAILED LINE ADAPTOR LOGIC	16
Serial-Deserializer Register	18
Clock Gating	18
SDR Pulse Gating	18
Data Set Signals	22
SDR Serial Input/Output Gating	22
Transmit/Receive State Gating	22
Control Register 2	22
Frame Counter	27
State Synchronization	27
Text State and Sync Detection	27
Parity Gating	31
Clear- and Request-to-Send Gating	31
Character Service Interrupt Flag	31
Status Indicators	35
Control Word 1 EAC Gating	35
Miscellaneous Pulses	35
APPENDIX I	I - i
APPENDIX II	I I - i
APPENDIX III	III-i

LIST OF DIAGRAMS

Diagram	,	Page
1	SDR Register	19
2	Clock Gating	20
3	SDR Pulse Gating	21
4	Data Set/Interface Cable Assignment	23
5	SDR Serial I/O Gating	24
6	Transmit/Receive State Gating	25
7	Control Register 2 (Frame Size)	26
8	Frame Counter	28
9	State Synchronization	. 29
10	Text State and Sync Detection	30
11	Parity Gating	52
12	Clear- and Request-to-Send Gating	33
13	Character Service Interrupt Flag	34
14	Status Indicators	36
15	Control Word 1 EAC Gating	37
16	Miscellaneous Pulses	38

LIST OF FIGURES

Figures		Page
1	201A Communication Link	4
2	201A Line Adaptor Control	5
3	Bit Assignment of Control Words	9
4	Graphical Presentation of a Message Exchange Viewed from the PDP-8	17

LIST OF TABLES

Tables			Fage
I	Control-Character	Definitions	14

BLANK PAGE

A 201A DATA COMMUNICATION ADAPTOR FOR THE PDP-8: PRELIMINARY ENGINEERING DESIGN REPORT

David E. Wood

INTRODUCTION

This report discusses the design and use of equipment built for lata communication to and from the PDP-8 through a 201A data set. The purpose of the data communication interface is to allow a PDP-8 to send and receive digital data through a 201A data set in a half-duplex mode. The 201A data set operates serially at a rate of 2000 bits per second, with the transmit clocks supplied by the data set. In the receive mode, the data set achieves bit synchronization, and provides a receive clocking signal to the interface. The interface provides the character synchronization at the start of a message and then transfers successive characters in parallel to the PDP-8. The interface stores and retrieves characters from the PDP-8 memory through the data-break facility, while achieving control communication with the PDP-8 through the interrupt and programmed data transfer modes.

This report will serve as a progress report for those interested in technical progress on the project, and as a rudimentary maintenance manual for those responsible for system maintenance in the future. Basic design objectives and decisions will be described first. A brief overall system description together with a sketch of a data format scheme and programming considerations will be followed by a detailed description of the interface logic.

DESIGN OBJECTIVES

In order to obtain a flexible interface the following design objectives were set forth:

- Rigid interrupt discipline.
- 2. Minimal program interaction required during message transmission.
- 3. Variable character length and vertical parity calculation under program control.
- 4. Maximal interface status and control available upon request.
- 5. Hardware implementation of character synchronization using the ASCII SYN character.

In order to minimize the amount of code in an interrupt processor for the 201A communication interface, the interface was carefully designed to give interrupts only and always when a character was received or transmitted. The desire to give the maximum time between interrupts at the minimal hardware cost led to a decision to use core buffers in the PDP-8 through the use of the data-break facility. This decision was also made in light of the fact that several of these interfaces were to be used on the Data Concentrator. A separate design using a hardware buffer without using the data-break facility is shown in Appendix III.

The expected mode of operation of the interface utilizes an 8-bit character without vertical parity. Experimental evidence during the past year has indicated that vertical parity, at least on local hook-ups, is not needed. The decision to use an 8-bit character was strongly influenced by ASCII conventions and the fact that the central computing facility uses an 8-bit byte IBM/360 model 67 computer.

The interface depends on the PDP-8 only to the extent that characters must be removed or placed in the core buffers,

and the interrupt processed within a character time for errorfree transmission. However, complete control and status presentation is available from the interface if desired, to the extent that the 201A data set will allow.

SYSTEM DESCRIPTION

The four sections of the equipment for one end of a data communication link are shown in Figure 1: the PDP-8, the PDP-8/201A line adaptor interface, the 201A line adaptor, and the 201A modem. The PDP-8 and the 201A modem will not be discussed here. This report is concerned with the design of the line adaptor and the line adaptor interface.

The distinction between the line adaptor and its interface is in some instances arbitrary. In general, however, the term line adaptor refers to that portion which is common to the three variations of the 201A data communications adaptor described in this report. The three variations which will be presented are: the basic PDP-8 adaptor, the PDP-8 adaptor which does not use data break, and the 201A line adaptors on the Data Concentrator. The PPP-8/201A line adaptor interface is hence that portion particular to the 201A communication link being considered.

Unless otherwise indicated, the basic PDP-8/201A line adaptor interface will be considered in the main body of the report. Detailed specifications of the 201A interfaces on the Data Concentrator and the 201A interface without data break are given in Appendices II and III respectively.

The subsystem designated by "201A Line Adaptor Control" in Figure 1 is specified in more detail in Figure 2. The basic component of the 201A line adaptor is the serial-deserializer register (SDR). This is a serial-in parallel-out or parallel-in serial-out shift register. It accepts and transmits to the 201A data set a serial data stream at 2000 bits/sec.




Figure 1. 201A COMMUNICATION LINK

and leading

U

Transmission of the

Trining tice

Trinscent P

Section 1

The state of the s




Figure 2. 201A LINE ADAPTOR CONTROL

On the other hand, it accepts from or transmis to the PDP-8 characters (usually 8 bits in length) in parallel. All clocking, with the exception of the data-break timing, is provided by the 201A data set.

The PDP-8 sees the 201A line adaptor (L.A.) as two control or status registers with all interaction being mediated through the manipulation of bits in these 2 registers. A detailed description of these registers as seen by the PDP-8 software is given in the next section. It is sufficient at this point to note that these registers, along with the frame counter, specify to the interface its state and hence the appropriate action to take at any given instant.

The frame counter is that counter in the line adaptor which determines when the correct number of bits have been shifted into or out of the SDR register. When the frame courter overflows, the character is data-breaked into core, in the case of a receive operation, or a new character is loaded into the SDR register from core in the case of a transmit operation. At the same time, an interrupt flag is set and the frame counter is reloaded. The L.A. then continues to assemble or dissassemble the next character while the proceeding interrupt is being processed by the PDP-8. This process is repeated over and over again for each character of the message. If, however, the interrupt flag has not been cleared when the next interrupt is generated, a Data Lost flag is set in additions an error indication to the PDP-8.

When vertical parity calculation is enabled in the L.A., the frame size is assumed to include a parity bit as the high-order bit. The parity calculation is based on old parity, and a parity error will cause only the Parity Error flag to be set, with no other abnormal action initiated by the L.A. The remaining function of the L.A. is to achieve character synchronization. This is accomplished by scanning the received data stream for a given bit pattern designated by SYN (026g).

When this pattern is found, the interface is placed in what is called the text mode state, and the actions described above then take place. At the discretion of the PDP-8 software, the L.A. can be taken out of the text mode state, with the result that the scanning process will be resumed.

The control sequences to transmit and receive data will be described below. The remainder of the L.A. consists of buffers and gates which will be described in detail in the section on logic.

The PDP-8/201A line adaptor interface performs the logical and electrical function of mating the PDP-8 and the 201A line adaptor. This entails the control of the databreak operation between the 201A L.A. and the PDP-8, gating necessary for programmed data transfer, and the logic required for the interrupt control between the two devices. The details of these operations are presented in Appendices I, II, and III since they vary among the three systems.

PROGRAMMING AND CONTROL CONSIDERATIONS

The PDP-8/201A data communication interface in the case of a standard PDP-8 with single-cycle data-break capabilities is controlled by the resident PDP-8 program via three sets of IOT instructions. The device codes for these three sets of IOTs must be consecutive with the first one divisible by 4.* For example, 40, 41, and 42 are not used on most PDP-8 installations and satisfy the requirements. Furthermore, the hardware specifies (at the option of a given installation) two locations in core to be used as receive and transmit buffers. These locations must also be sequential with the convention that: receive $\pm 0 \pmod{2}$ and transmit $\pm 1 \pmod{2}$.

After the 201A L.A. transfers a word between the SDR register and the core buffer, the 201A L.A. will generate an interrupt. The first set of IOTs will service the interrupt

^{*} that is, the second octal digit is either a 0 or 4.

as follows:

Identify Transmit Interrupt (6xxl)

This micro-instruction causes a skip if an interrupt caused by a 201A transmit operation is pending.

Identify Receive Interrupt (6xx2)

This micro-instruction causes a skip if an interrupt caused by a 201A receive operation is pending.

Clear 201 Interrupts (6xx4)

This instruction will cause the 201A transmit and receive interrupt flags and the character service flag in the 201A status word to be cleared.

The 201A L.A. has two status or control words associated with it. Control Word 1 is serviced by the second set of IOTs and Control Word 2 by the third. (Figure 3 gives the bit assignment of these control words, and their interpretation is given below.) The IOTs for Control Words 1 and 2 behave identically.

Read (6xx1)

The contents of the specified control word is ORed into the AC.

Skip Under Mask (6xx2)

The PDP-8 will skip the next instruction if any position of the AC is a one and the corresponding position in the control word is a zero.

Invert Under Mask (6xx4)

This instruction inverts (complements) each bit of the control word for which there is a one in the AC.

CONTROL WORD 1:

Higgstong

Lammer and the

Till betiliber

1177(Dames) (14)

Transmirth

Himenenit

il parent result

Phinamers.

цинини

HHHHHHHH

CONTROL WORD 2:

CFR(3)CFR(2)CFR(1)CFR(0)	11
CFR(1)	10
CFR(2)	6
FR (3)	œ
<u> </u>	POSITION
	Ų

Figure 3. BIT ASSIGNMENT OF CONTROL WORDS

The first status register, called Control Word 1, is the basic 12-bit control register for the 201A L.A. It contains the necessary status information to control the 201A data set and L.A., and to determine its state. The second status register, Control Word 2, is a four-bit register which contains the modulo 16 complement of the character or frame size, not including vertical parity. When vertical parity is enabled, as noted above, the frame size includes a bit position for parity even though it is only detected and used by the hardware. For example, in normal operation, the character size is 8 bits with vertical parity checking and computation disabled; thus Control Word 2 in this instance would contain 108. The restrictions on the frame size from a hardware point of view are that it be greater than 2*and less than or equal to 1210, including parity.

The following definitions give the name of each bit in Control Word 1 and its position relative to the AC along with the prescribed effect the software should have on each status bit. The operations available to the software (read, clear, and invert) are indicated in parentheses.

INT FLAG-Interrupt Flag (Clear) (ACO)

When receiving, indicates that a character has just been placed in the receive buffer. When transmitting, it indicates that a character has just been taken from the transmit buffer and will be transmitted. An interrupt will occur only and always in these cases.

DATA LOST-(Clear) (AC1)

Indicates that an interrupt has occurred when the INT flag is set. This should indicate, if interrupts are processed correctly, that overrun has occurred and hence a character has been lost (receive) or a duplicate character sent (transmit).

^{*}Note: The SYN character is constrained to be 8 bits.

PAR ERROR-Vertical Parity Error (Clear) (AC2)

Indicates a vertical parity error has occurred on the present character received. This indication will occur only if bit AC6 is set (see description below).

REQ SEND-Request-to-Send (Read) (AC3)

This is a data set control signal which tells the data set to produce a carrier and begin transmitting when the clear-to-send signal comes on. This signal is generated and cleared via transmit request in a manner described below.

XMT REQ-Transmit Request (Invert) (AC4)

By setting this bit, the request-to-send bit is set if the 201A L.A. is not in the receive state. If the 201A L.A. is actively receiving, the receive operation is terminated at the next end-of-character indication and then the request-to-send signal is given. If the 201A L.A. is actively transmitting and XMT REQ is cleared, the 201A L.A. will go into the receive idle state at the next end-of-character indication, that is, waiting for the carrier to be detected from the other end of the line.

CLR SEND-Clear-to-Send (Read) (AC5)

Indicates that sufficient time has elapsed since the request-to-send indication was given and the line is now in a transmit ready state. This indication is <u>not</u> the data set clear-to-send signal, but an indication derived from the data set signal which guarantees proper operation of the interface.

CHK PAR-Check Vertical Parity (Invert) (AC6)

Indicates to the 201A L.A. that in the receive state vertical parity is to be checked, and in the transmit state vertical parity is to be computed and the correct bit appended to the character and transmitted. Vertical parity is always

computed in the 201A L.A., but no action is taken unless the CHK PAR bit is set. This continual computation allows the 201A L.A. to go from non-parity operations to parity operations within one character time.

TEXT-Text Mode (Invert) (AC7)

In the receive state, text mode indicates that character synchronization has been found. If the TEXT bit is cleared while in the receive state, this tells the interface to look for new character synchronization. While looking for character synchronization no interrupts will occur. The first interrupt will occur on the first character received following the establishment of character synchronization.

When in the transmit state, TEXT should normally not be altered. If the TEXT bit is cleared while transmitting, the interface is frozen until the TEXT bit is set again. This has the effect of transmitting continually the bit being presented to the line at the time the TEXT bit was cleared. During this time no interrupts will occur.

The 201A L.A. will always place the TEXT bit in the correct state. It should be changed under p_{\perp} gram control only if the actions described above are desired.

SET RDY-Set Ready (Read) (AC8)

Indicates that a call has been answered and that there is a data set in the data mode at the other end of the line. This indication drops when either party hangs up.

TERM RDY-Terminal Ready (Invert) (AC9)

Indicates to the data set that it should automatically answer a call.

RING-Ringing (Read) (AC10)

Indicates that the data set is being called. The indication follows the actual bell or ring signal to the hand set.

CAR DET-Carrier Detect (Read) (AC11)

Indicates that carrier is on the line. 'n most cases of normal operation when CLR SEND is on, it indicates that local carrier is present, and conversely when CLR SEND is off, that carrier is being received from the other end of the line.

Throughout the definitions above, reference was made to the transmit and receive states. These states are defined within the 201A L.A. as the logical conjunction of certain signals. That is, the 201A L.A. is in the <u>transmit</u> state if and only if all the following signals are present:

- a. REQ SEND
- b. CLR SEND
- c. SET RDY
- d. TERM RDY
- e. CAR DET

The 201A L.A. is in the <u>receive state</u> if and only if <u>all</u> the following conditions are true:

- a. REQ SEND is not present
- b. CLR SEND is not present
- c. SET RDY is present
- d. CAR DET is present

The 201A L.A. is in the $\underline{\text{receive-idle}}$ state if and only if $\underline{\text{all}}$ the following conditions are true.

- a. REQ SEND is not present
- b. CLR SEND is not present
- c. SET RDY is present.

A DATA FORMAT SCHEME

For the sake of completeness a brief sketch and discussion of a message format scheme is presented. The only portion of this scheme which is affected by the hardware is the actual SYN character. This particular scheme is presented for exposition purposes only and is not intended to represent the existing 201 software support.

An inbound message has the following format:

<Sync Characters><Text Characters><Terminating
Character><Two Block Check Characters>.

These characters are defined as follows:

TABLE I
CONTROL-CHARACTER DEFINITIONS

ission
owledgment
owledgment
dle
lock
е
Turnaround

A <u>Sync Character</u> is the ASCII SYN character. A minimum of four sync characters will be required to guarantee proper character synchronization by the software. In the case of long distance operation where there is echo suppression on the telephone line a sufficient number of PAD characters must precede the SYN characters to allow the line to settle down.

A <u>Text Character</u> may be any combination of eight bits which is not identical to a terminating character. The positive acknowledgment character, ACK, and the negative acknowledgment character, NAK, are considered message characters for transmission purposes. Likewise SYN is a message character which when received is deleted from the message. The message may be the empty string, that is, no text characters.

A <u>Terminating Character</u> is any member of the following set of characters:

Each of these terminating characters will have the effect of terminating the present message along with other logical implications to the software.

The <u>Block Check Characters</u> are longitudinal parity check characters treated as a code word in a cyclic code whose generating polynomial is

$$x^{16} + x^{15} + x^2 + 1$$
.

Two block check characters must accompany every message.

This format is used in a store and forward mode; that is, the PDP-8 receiving a message across a 201A data communication link will store the incoming message. Concurrently it will forward that message at a rate that the interrupt processing will bear, calculating the cyclic checksum as it proceeds. In general, when the terminating character is finally encountered in this forwarding operation, the two checksums (the one actually received and the one computed) are compared. If the two match, a positive acknowledgment ACK is returned to the sender. If a discrepancy exists, an NAK or negative acknowledgment is returned. The software determines what to do in these cases, and this problem will not be discussed here.

An <u>outbound message</u> has the same format as an inbound message with the addition of at least one PAD character appended to the end of the message to allow for proper "flushing" of the communication link. The PAD characters are always ignored in this context.

A graphical presentation of a message exchange as viewed from the PDP-8 is shown in Figure 4. For exposition purposes the handshake message has the form:

(SYN1) (SYN2) (TEXT CHAR) (ETX) (BCC1) (BCC2) (PAD1) (PAD2) ,

with the acknowledgment taking the form

(SYN1) (SYN2) (ACK) (FTX) (BCC1) (BCC2) (PAD1) (PAD2) .

In Figure 4, the control status is affected either by the program (P.S.-Program Set, P.C.-Program Clear) or by the data set or interface (D.S.-Modem Set, D.C.-Modem Clear).

DETAILED LINE ADAPTOR LOGIC

This section will present in detail the logical design of the 201A line adaptor. The logic diagram standard Digital Equipment Corporation conventions. ing knowledge of D.E.C.'s R and W series logic is assumed throughout this section. The remainder of the logic for the 201A Interface is given in Appendices I, II, and III for each particular version of the interface. For completeness, both the module position and pin assignment for each circuit is indicated. All circuits within this section are in the same D.C.C. 1943 wire-wrap panel. The detailed module utilization is presented with the particular interface in the Appendices. In order to allow for multiple adaptors, as used on the Data Concentrator, the common signal names are prefixed with a # sign. In a single adaptor configuration the # sign is just part of the signal name. The logic will be presented as much as possible within the framework of Figure 2.


Hite section of

1111

HHH-HHH.

невиненица

dements.



Graphical Presentation of a Message Exchange Viewed from the PDP-8. Figure 4.

Serial-Deserializer Register (Diagram 1)

This is a 12-bit register with high-order position #SR00 and low-order bit #SR11. Serial data are shifted into #SR00 in the receive state from the data set on the clock signal #SHIFT. They are shifted out of #SR11 in the transmit state into a line buffer #SDBF. Characters are strobed into the SDR register in a data-break operation from the buffered memor; buffer on the #MBSR signal. This character transfer is simulated in the case of an interface not using data break, and those details are treated in Appendix III. The operation of character areasfer to the PDP-8 is treated in the Appendices.

Clock Gating (Diagram 2)

The 201A data set provides two clock signals, #SCRB (receive clock) and #SCTB (transmit clock). The #SCTB clock is always available and is used within the data set for internal control timing. The #SCRB clock is derived from the received data stream and is provided to sample the received data line (#RDB). The interface selects the correct clock on the basis of its state (transmit/receive).

SDR Pulse Gating (Diagram 3)

The control of the SDR register is primarily achieved through the four pulse amplifiers (Diagram 3). To keep all transitions occurring synchronously with the #CLOCK signal it is necessary to separate the clearing of #SR00 from the remainder of the register. By the use of the #FR3+ signal, the register is cleared at the end of a transmitted character before the next character is loaded. It is cleared at the end of a data-break operation in the receive state via #BRKDN; and all but #SR00 is cleared when character synchronization is found in the receive state. In this last case, while the remainder of the register is cleared the first bit is read in from the line. #MBSR loads ones into the register during a data break in the transmit state.




Diagram 1. SDR REGISTER

#.




Diagram 2. CLOCK GATING

1

in resident

1

Limited

The second state of the second second

41140000-00061

H

The same of the sa

W.

нинавин

interestrate




Diagram 3. SDR PULSE GATING

Data Set Signals (b agram 4)

Diagram 4 shows the correspondence between the 201 data set connector and signal designations of the 201A L.A.

SDR Serial Input/Output Gating (Diagram 5)

The serial input signal #F.DB from the 201A data set is converted to standard D.E.C. levels (-3v, 0v) from E.I.A. standard levels (+6v, -6v) (Electronic Industries Association Standard R S 232: Interconnection of Data Terminal Equipment with a Communications Channel). When not in the receive state, the input to the SDR register is conditioned (#RD+) to shift a zero into the SDR register. The #LINE flip-flop determines whether the output from the SDR register buffered via #SDBF or a parity bit (#PTBF) is placed on the transmit data line (#SDB). When the L.A. is in the receive state, zeros are always placed on the #SDB line to minimize possible cross-talk.

Transmit/Receive State Gating (Diagram 6)

The XMT/REC status of the interface is specified by the two flip-flops #XMT and #REC. The definition of these states has been defined above, however, it is important to note that the state changes are synchronized to the clock. The #RSYN latch is used to prevent the loss of the last receive interrupt.

Control Register 2 (Diagram 7)

The second control word as defined above contains the modulo 16 complement of the current character length. This value is referred to throughout the interface as the frame size and is stored in the register #CFRO-#CFR3. The register is loaded via IOT commands described above from the PDP-8 AC, and read into the PDP-8 on an extension to the AC called the EAC. The details of the EAC buss are described in Appendix I.

D1AGRAM 4

DATA SET/1NTERFACE CABLE ASSIGNMENT

Interface Signal Name		t Connector DB-25-P PLUG)	Signal Name	Interface Connector (WO21MJ*)
	1	AA	Protective Ground	С
	7	AB	Signal Ground	С
#SDB	2	ВА	Transmit Data	D
#RDB	3	ВВ	Receive Data	E
# r. SB	4	CA	Request to Send	F
#CSDB	5	СВ	Clear to Send	н
#SRDB	6	СС	Set to Ready	J
#TRDYB	20	CD	Terminal Ready	к
#R1NGB	22	CE	Ring	L
#CDETB	8	CF	Carrier Detect	М
#SCTEB	24	DA	Terminal Transmit Clock	N
#SCTB	15	DB	Set Transmit Clock	P
#SCRB	17	DD	Set Receive Clock	R

 $[\]star$ Special module with all pins available and ground connections for shielding.




Diagram 5. SDR SERIAL I/O GATING

C still state of

L commence of

Controller

Time Metalog Ind

....




Diagram 6. TRANSMIT/RECEIVE STATE GATING




Diagram 7. CONTROL REGISTER 2 (FRAME SIZE)

0

A School

I

Distribution

Supplement of the same of the

....

Company of the Compan

Excession.

Frame Counter (Diagram 8)

The frame counter determines by its overflow when a character has been received or transmitted, thus making the positive transition of #FR3+ the character received/transmitted signal. It is reloaded from Control Register 2, each character time making use of the fact that the register is zero at this time. It is thus necessary only to clear the register at the beginning of an operation via the #SVC signal. The frame counter is normally incremented when in the text state and not in a transition state (#SVC+). The #IOPCS signal forces the counter to wait one bit time on character synchronization when parity checking is enabled to take account of the parity bit on the SYN character.

State Synchronization (Diagram 9)

The #SVC state and #SVC-positive transition are used throughout the interface to clear it on a XMT/REC state change or a change in the text state. The remainder of the logic is necessary for its synchronization to the clock signal.

Text State and Sync Detection (Diagram 10)

The text state is embodied in the flip-flop #IFMD. The flip-flop is one bit of Control Word 1 and is therefore accessed through the AC under program control. Two of its other input gates place #IFMD in the correct state when the XMT/REC state is entered. The remaining gate sets #IFMD in the text state when character synchronization is found in the REC state. This transition is conditioned by #DTSY+ and strobed on the clock signal. #DTSY+ is the logic 1-and gate used to determine whether the first 8 bits of the SDR register contain the SYN character.




Diagram 8. FRAME COUNTER

[] د

The state of the s

Algeria, mad

Lancing Land Land




Diagram 9. STATE SYNCHRONIZATION




Diagram 10. TEXT STATE AND SYNC DETECTION

Constitution of

Parity Gating (Diagram 1)

The check-vertical-parity-status flip-flop is designated #EBPC in the interface. It is manipulated in the same manner as described above for other bits in Control Word 1. The parity error flip-flop is #PAR and normally is set to zero when #EBPC is not set. When parity checking is enabled, the accumulated parity in #PATY is compared against the last bit of the character when receiving, and #PAR is set if they are not the same.

Clear- and Request-to-Send Gating (Diagram 12)

The contents of the transmit request flip-flop (#XTRQ) is jammed into the request-to-send flip-flop (#RQSD) at the end of each data-break cycle requested by the interface. Since the cleared status of #RQSD is (request-to-transmit) a gate is provided to set #RQSD immediately upon the transition of #XTRQ if the interface is in neither the XMT or REC state. This method of control of request-to-send guarantees that the processing of the current character will be concluded before the XMT/REC state is changed. Furthermore, if #RQSD is set, at least one character must be transmitted before a receive operation can occur.

The clear-to-send indication, #CLSD, is derived from the data set signal #CSDB. In order to avoid a spurious receive state, clear-to-send must be delayed from dropping after request-to-send drops. This delay is necessary because the data set brings up carrier after first dropping it when clear-to-send drops. It appears that this is the result of the data set "flushing" itself after a transmit operation.

Character Service Interrupt Flag (1 agram 13)

The interace's character interrupt flag is #SRSV.

This flag is set in the text state on each received character, and in the text state on each character transmitted if there




Diagram 11. PARITY GATING

1,000

Georgia degrapas

Dark Park Street

The same of

Нинини

Hantiku-s




Diagram 12. CLEAR- AND REQUEST-TO-SEND GATING




Diagram 13. CHARACTER SERVICE INTERRUPT FLAG

district

The street of th

H H-Printer

Annangement of

.....

is still a transmit request pending. Every time the frame counter overflows, an #ENDI pulse is generated. This pulse is normally the character service request except when a change in text mode generates a false overflow, thus the need for #BRENB.

Status Indicators (Diagram 14)


Diagram 14 shows the remaining status bits of Control Word 1. Terminal ready (#TMRD) and data lost (#DLST) can be manipulated under program control as described above. Set ready (#STRDY) and (#RING) are only gates since they present static status of the data set.


Control Word 1 EAC Gating (Diagram 15)

Diagram 15 shows the gating necessary to load Control Word 1 on the extended AC buss (EAC).

Miscellaneous Pulses (Diagram 16)

To prevent undue loading of the PDP-8 power clear signal and to allow for reshaping the pulse, #PWCLR is derived. #INVMK is the pulse used to invert under mask the bits in Control Word 1.





#RING

Diagram 14. STATUS INDICATORS

The state of the s

2 Section of the last

and designation

Assessed Bayes

The state of the s

ned#2leguare

Particularies

The same of

and appropriate

Contrade line

THE STREET




Diagram 15. CONTROL WORD 1 EAC GATING




Diagram 16. MISCELLANEOUS PULSES

THE PERSON NAMED IN

lamidi...

The state of the s

BETT 183201-1-

Hiteless of the second

est material

The state of the s

1001711011011011

N. PERSONAL PROPERTY.

A AND PARTY OF THE PARTY OF THE

PDP-8/201A LINE ADAPTOR INTERFACE FOR USE WITH A PDP-8 WITH THE DATA-BREAK FACILITY

TABLE OF CONTENTS

	Page
Data Break Control	I - 1
Data Break Address	I - 3
Device Select Code	I - 3
Device Selection Gating	I - 7
Interrupt Control	I - 7
Extended Accumulator Control	I-10
Accumulator Input Gating	I - 10
Extended Accumulator Buffers	I - 10
Data Bit Buffers	I - 10
Miscella: ous Circuits	I-10
Cable Layout	I-16
Module Utilization	I-16

LIST OF TABLES

Tables		Page
I - 1	Buffered Accumulator Outputs	I - 18
I - 2	Buffered Memory Buffer Output Lines	I - 19
J - 3	Accumulator Inputs	I - 20
I - 4	Programmed Injut/Output Control	I - 21
I - 5	Data-Break Address Lines	I - 22
I - 6	Data-Break Input Lines	I - 23
I - 7	Data-Break Control Signals	I - 24
I - 8	Panel 1 - Common Section	I - 25
I - 9	Panel 1 - Common Section	I - 26
I - 10	Panel 2 - Fort O/Line Adaptor 1	I - 27
I - 11	Panel 2 - Fort O/Line Adaptor 1	T _ 28

LIST OF DIAGRAMS

Diagram		Page
I-1	Data Break Control	I - 2
I - 2	Data Break Address Lines	I - 4
I - 3	Device Decoding	I - 6
I - 4	Device Selection Gating	I - 8
I - 5	Interrupt Control	I - 9
I - 6	Extended Accumulator Control	I-11
I - 7	Accumulator Input Gating	I - 12
I - 8	Extended Accumulator Buffers	I - 13
I - 9	Data Bit Buffers	I - 14
I-10	Miscellaneous Circuits	I-15
I-11	Cable Layout	I-17

LIST OF FIGURES

Figure			Page
I - 1	W021MG Addr	cess Card	I - 5

Hermaldin

माधंशंक न

BLANK PAGE

PDP-8/201A LINE ADAPTOR INTERFACE FOR USE WITH A PDP-8 WITH THE DATA-BREAK FACILITY

The remainder of the logic and details of the 201A data communication adaptor using the data-break facility is presented in this Appendix. With reference to Figure 1, the body of the logic to be discussed here is considered to make up the PDP-8/201A line adaptor interface.

The total 201A data communications adaptor is realized in two DEC 1943 wire-wrap panels. For the purpose of this report, each panel is called a bay. In this version of the adaptor, for the most parc, the PDP-8/201A line adaptor interface is in Bay 1 with the 201A line adaptor in Bay 2. Throughout the remainder of this Appendix, unless noted otherwise, the logic discussed is in Bay 1.

Data Break Control (Diagram I-1)

The line adaptor signals the PDP-8 through the #BKRQ flip-flop that a data transfer is desired to or from PDP-8 core. The address within the PDP-8 memory is read by the PDP-8 from the data address lines. The low-order bit of this address is given by DIAD11. When the break request is given, the direction of the transfer is specified by the CICTL signal. the PDP-8 enters the break state and the address is loaded into the memory address register, an address accepted pulse is generated by the PDP-8. At this time, the break request signal must be dropped by the interface. During the break state, as defined by the BBREAK signal, the BTl pulse indicates the end of the break cycle, and is used to strobe the contents of the designated memory location from the buffered memory buffer register into the SDR register. The PDP-8 will also strobe the data-break input lines (DATA BIT) into memory at this time in case the transfer direction is into core. The break request signal is generated each time the frame counter overflows while




Diagram I-1. DATA-BREAK CONTROL

The Property

The state of the s

updetalteen

STATE OF THE PARTY OF

Best College of the London

distanting.

MICE DALCAGE OF FEMALES

Printerson of the last of the

distribution.

A STATE OF THE STA

in the text state, and when the interface first enters the transmit state to fetch the first character to be transmitted. All of the logic shown in this diagram is in Bay 2 of the interface.

Data Break Address (Diagram I-2)

The 201 line adaptor has assigned two sequential locations in PDP-8 core to be used as buffers for incoming (received) and outgoing (transmitted) data. These two locations are specified in the hardware on a W021MG address card. The address is a 14-bit address to allow the buffers to be in any core bank. The 15th or low-order bit is not required because a pair of locations is being specified. By convention, the even location of the pair is the receive buffer and the odd location is the transmit buffer. Using the DEC numbering convention, the address is given by the vector ADDR(0)...ADDR(14). Schematically, the W021MG module is shown in Figure I-1.

These address lines are then buffered as shown in Diagram I-2 and form the inputs for the data break address (DADR); the low-order bit (DIAD11) is generated by the request-to-send signal and is shown in Diagram I-1.

The j-th position $(j=0,\ldots,13)$ of the address is a 0 if there is a jumper to ground at that position and is a 1 otherwise. The WO21MG address card is located in module position 1B09. If any of the three high-order positions (ADDR(0), ADDR(1), or ADDR(2)) is a 1, there must be extended memory capabilities on the PDP-8, and the eleventh or address extension cable must be provided.

Device Select Code (Diagram I-3)

The device select code is a two octal digit number which selects an external device during an input/output operation. The device code appears in positions 3 through 8 of the memory buffer (M.B.) during an IOT instruction, alerting the external device that it is being selected.




Diagram 1-2. DATA-BREAK ADDRESS LINES

I

Total State of the Local Division in the Loc

Appelitherence,

distribution

discontraction of the second

A STATE OF THE PARTY OF THE PAR

Standard Standard

And the state of t

Section of the second

Allendaries




Figure I-1. W021MG Address Card.

÷




Diagram I-3. DEVICE DECODING

Carried Street

Contraction of the last

Santa Printers

A STATE OF THE PARTY OF THE PAR

The state of the

Total Street

Harrison, I

SHP4-2154APP

BANKS CANADA

Military Hall

William Committee

The 201A L.A. has associated with it three separate device codes as discussed above. In order to specify the three devices it is sufficient, because of the aforementioned requirements, to define only a four-bit number, which appears in positions 3-6 of the M.B. during an IOT instruction. This number must also be realized in the hardware, and this is accomplished via an R002 diode module found in position 1A13 and pictured at the far left of Diagram I-3.

Thus to specify the desired set of device codes the appropriate diodes are removed. For example, using the set 40, 41, 42 as before, the diodes connected to pins E, H, L, and P must be removed.

The remainder of Diagram I-3 shows the gating necessary to obtain the signals to identify each of the devices.


Device Selection Gating (Diagram I-4)

The gates shown in Diagram I-4 are located in Bay 2 and provide the signals to differentiate between Control Word 1 and Control Word 2 operation.

Interrupt Control (Diagram I-5)

Every time a character is transferred between the 201A L.A. and the PDP-8's memory, a character service flag (#SRSV) is set as described above.

This flag in turn sets the appropriate interrupt flag, Transmit (XINT) or Receive (RINT), which causes an interrupt request. If interrupts are enabled in the PDP-8, a program interrupt is generated. Via the appropriate IOT micro-instruction, the program can identify the device causing the interrupt. The SKIP signal will be generated, and a program skip forced if this IOT is executed. It is the program's responsibility to clear the interrupt after it is identified, and the remainder of the gates allow for this.






Diagram I-4. DEVICE SELECTION GATING

TOWNS CO.

*

And 40000 ...

.....

The second

Properties.

ALDERINA MARCHAN

Cal-Joseph Cal-

The state of the s

Manager A




Diagram I-5. INTERRUPT CONTROL

:

Extended Accumulator Control (Diagram I-6)

In order to provide the IOT structure described in the Programming and Control Considerations section, the Extended Accumulator (EAC) buss was implemented. The full power of the EAC is not realized until multiple devices are using the buss, since it provides the mechanism for multiple inputs to the PDP-8 AC. Diagram I-6 shows the gating necessary to generate the SKIP signal when a skip under mask IOT is executed

Accumulator Input Gating (Diagram I-7)

Diagram I-7 shows the buffers which gate the EAC buss onto the AC buss. For other devices to use the EAC buss they need only provide the appropriate input to the ENBL gate and the gates for the EAC buss.

Extended Accumulator Buffers (Diagram I-8)

Diagram I-8 shows a set of buffers necessary to accomplish the inversion to gate the EAC onto the AC. The clamped loads for the EAC buss are also indicated.

Data Bit Buffers (Diagram I-9)

Diagram I-9 shows the buffers used to provide isolation between the SDR register outputs and the data inputs on a data break into the PDP-8. There is no gating signal provided on these buffers since this is the only device using the data bit lines.

Miscellaneous Circuits (Diagram I-10)

History




Diagram I-6. EXTENDED ACCUMULATOR CONTROL




Diagram I-7. ACCUMULATOR INPUT GATING

Control of the Contro

EAC10

EAC11

- Harriston

Tophismus and a

Thursday Hill

Brasser

THE PERSON NAMED IN

EAC06 --




Diagram I-8. EXTENDED ACCUMULATOR BUFFERS




Diagram !-9. DATA BIT BEFFERS




Diagram I-10. MISCELLANEOUS CIRCUITS

Cable Layout (Diagram I-11)

The input/output cables for the 201A L.A. are shown in Diagram I-11. The correspondences between the s_gnal names, module positions, and pin connections for the 201A L.A. and the PDP-8 are given in Tables I-1 through I-7.

Module Utilization (Tables I-8 through I-11)

Tables I-8 through I-11 give the module utilization for a 201A L.A. In addition to the module utilization, a complete signal name map is also shown.

	l	01 02	03 04	90 50	07	80	60
	ЭШг	BACOC BACO1	BMB00 BMB01	AC00 AC01	DADROC DADRO1	DABT00 DABT01	ADREX1 ADREX2
	- II -	BAC02	BMB02	AC02	DADR02	DABT02	ADREX3
) ¥ -	BAC03	BMB03-	AC03	DADR03	DABT03	
	1 2 2	BAC04	BMB03	AC 0 4	DADR64	DABT04	
	Z D, C	BACOS	BMB04-	ACOS	DADKOS	DABT05	
	× S ⊢ :	BAC06 BAC07	BMB04 BMB05-	AC06 AC07	DADRO6 DADRO7	DABTOS DAI TO?	
) >	BAC08	BMB05	AC08	DADR08	DABT08	
	OH:	BAC09 BAC10	BMB06- BMB06	AC09 AC10	DADRO9 DADR10	DABTG9 DABT10	
	<u>. # +</u>	BAC11	BMB07-	AC11	DIADII	DABT11	
	, ×.	1001	BMB07	SKIP	BKRQ#		
- B	3 Z 2	IOP2	BMB08-	INT .EQ	DICTL		
	ء کہ د	10P4C	BMB08		BBREAK		
	× S ⊢	BT1C BT2A	BMB09 BMB10		ADDACC		
	⊃ >	BPULRC	3MB11				
	1						

Diagram I-11. CABLE LAYOUT

A.

1000000

Harrison of the ca

Jeronneser.

THE PROPERTY OF

A STATE OF THE PARTY OF THE PAR

Mutherightin

-

TABLE I-1
BUFFIRED ACCUMULATOR OUTPUTS

201A LI	NE ADAPTO	R		PDP-8	
INTERFACE CONNECTION	SIGNAL NAM	LOGIC SYMBOL	LOGIC SYMBOL	SIGNAL NAME	INTERFACE CONNECTION
A01D, A02D A01E, A02E	BACOO BAC 01			BACO BAC1	ME34D ME34E
A01H, A02H	BAC02			BAC 2	ME34H
A01K, A02K A01M, A02M	BAC03 BAC04			BAC3 BAC4	ME34K ME34M
A01P, A02P N01S, A02S	BACO5 BACO6	—— ∻	→	BAC5 BAC6	ME34P ME34S
A01T, A02T A01V, A02V	BACO7 BACO8	>		BAC7 BAC8	ME34T ME34V
B01D, B02D B01E, B02E	BAC09 BAC10	─ ❖	⇒	BAC9 BAC10	MF34D MF34E
ВО1Н, ВО2н	BAC11	>		BAC11	MF34H

TABLE I-2
BUFFERED MEMORY BUFFER OUTPUT LINES

201A	LINE ADAP	TOR		PDP-8	
INTERFACE CONNECTION	SIGNAL NAME	LOGIC SYMBOL	LOGIC SYMBOL	SIGNAL NAME	INTERFACE CONNECTION
A03D, A04D	BMB00	>		BMB0(1)	ME35D
A03E, A04E	BMB01	>		BMB1(1)	ME35E
A03H, A04H	BMB02			BMB2(1)	ME35H
A03K, A04K	BMB03-	>		BMB3(0)	ME35K
A03M, A04M	BMB03			BMB3(1)	ME35M
A03P, A04P	BMB04-	>		BM24(0)	ME35P
A03S, A04S	BMB04			BMB4(1)	ME35S
A03T, A04T	BMB05-			BMB5(0)	ME35T
A03V, A04V	BMB05			BMB5(1)	ME35V
B03D, B04D	BMB06-			BMB6(0)	MF35D
B03E, B04E	BMB06			BMB6(1)	MF35E
В03Н, В04Н	BMB07-			BMB7(0)	MF35H
B03K, B04K	BMB07			BMB7(1)	MF35K
B03M, B04M	BMB08-		 ⇒	BMB8(0)	MF35M
B03P, B04P	BMB08	·		BMB8(1)	MF35P
B03S, B04S	BMB09			BMB9(1)	MF35S
B03T, B04T	BMB10			BMB10(1)	MF35T
B03V, B04V	BMB11			BMB11(1)	MF35V

TABLE I-3
ACCUMULATOR INPUTS

201A	LINE ADAI	PTOR		PDP-	3
INTERFACE CONNECTION	SIGNAL NAME	LOGIC SYMBOL	LOGIC SYMBOL	SIGNAL NAME	INTERFACE CONNECTION
A05D, A06D A05E, A06E A05H, A06H A05K, A06K A05M, A06M A05P, A06P A05S, A06S A05T, A06T A05V, A06V B05D, B06D B05E, B06E	AC00 AC01 AC02 AC03 AC04 AC05 AC06 AC07 AC08 AC09 AC10	\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\		AC0 AC1 AC2 AC3 AC4 AC5 AC6 AC7 AC8 AC9 AC10	PE 2D PE 2E PE 2H PE 2K PE 2M PE 2P PE 2S PE 2T PE 2V PF 2D PF 2E
В.5Н, ВО6Н	AC11			AC11	PF2H

*Note: Collector of Grounded-Emitter Transistor

4.

TABLE I-4
PROGRAMMED INPUT/OUTPUT CONTROL

201A	LINE ADAP	TOR		/ JP-8	
INTERFACE CONNECTION	SIGNAL NAME	LOGIC Symbol	LOGIC SYMBOL	SIGNAL NAME	INTERFACE CONNECTION
B05M, B06M	INTREQ	*1	*1	INTERRUPT REQUEST	PF2M
B05K, B06K	SKIP	*1	*1	SKIP	PF2K
B01K, B02K	IOP1			IOP1	MF34K
B01M, B02M	IOP2			IOP2	MF34M
B∩1P, B02P	IOP4C			I O P 4	MF34P

*Note: Collector of Grounded-Emitter Transistor

TABLE I-5 DATA-BREAK ADDRESS LINES

201A	LINE ADAPTOR	TOR		PDP-8	
INTERFACE	SIGNAL	LOGIC	LOGIC	SIGNAL NAME	INTERFACE CONNECTION
	ADREX3	Ŷ	Î	ADDR EXT 3	ME30H
	ADREX2	Ŷ		ADDR EXT 2	ME30E
	ADREX1	Ý		ADDR EXT 1	ME30D
	DADROO	Ŷ	Ŷ	DATA ADDR 0(1)	PE3D
	DADRO1	Ì		DATA ADDR 1(1)	PE3E
	DADR02	Ý		DATA ADDR 2(1)	РЕЗН
	DADRO3		\$	DATA ADDR 3(1)	PE3K
	DADR04	Î	Ŷ	DATA ADDR 4(1)	PE3M
-	DADROS	Ŷ	7	DATA ADDR 5(1)	PE3P
	DADR06	Ŷ		DATA ADDR 6(1)	PE3S
	DADR07	·	Ŷ	DATA ADDR 7(1)	PE3T
	DADR08)	Ŷ	DATA ADDR 8(1)	PE3V
	DADR09	$\langle \rangle$	Ŷ	DATA ADDR 9(1)	PF30
	DADR10	\	Ÿ	DATA ADDR 10(1)	PF3E
	DADR11	•	Ŷ	DATA ADDR 11(1)	PF3H

TABLE 1-6 DATA-BREAK INPUT LINES

2017	201A LINE ADAPTOR	TOR		PDP-8	
INTERFACE CONNECTION	SIGNAL	LOGIC SYMBOL	LOGIC SYMBOL	S I GNAL NAME	INTERFACE CONNECTION
A08D	DABTOO	Î		DATA-BIT 0	PE4D
A08E	DABT01	Ŷ	Ŷ	DATA-BIT 3	PE4E
А08Н	DABT02	Í	Î	DATA-BIT 2	PE4H
A08K	DABT03	Ŷ	ĵ	DATA-BIT 3	PE4K
A08M	DABT04	-		DATA-BIT 4	PE4M
A08P	DABTOS	Ŷ	F	DATA-BIT 5	PE4P
A08S	DABT06	Ŷ	Î	DATA-BIT 6	PE4S
A08T	DABT07	\$	ç	DATA-BIT 7	PE4T
AC8V	DABT08		Ç	DATA-BIT 8	PE4V
B08D	DABT09		Ç	DATA-BIT 9	PF4D
B08E	DABT10		Ŷ	DATA-BIT 10	PF4E
вовн	DABT11		Ŷ	DATA-BIT 11	РЕ4Н
:	;)	<u> </u>		

TABLE I-7
DATA-BREAK CONTROL SIGNALS

201/	LINE AD	APTOR		PDP-8	
INTERFACE CONNECTION	SIGNAL NAME	LOGIC SYMBOL	LOGIC SYMBOL	SIGNAL NAME	INTERFACE CONNECTION
B07K	BKRQ#	*	*	BREAK REQUEST	PF3K
В07М	DICTL			TRANSFER DIRECTION	PF3M
B07P	BBREAK			B BREAK	PF3P
B07S	ADDACC			ADDRESS ACCEPTED	FF3S
B01S, B02S	BT1C			BT1	MF34S
во1т, во2т	BR2A			BT2A	MF34T
B01V, B02V	BPCLRC			B POWER CLEAR	MF34V

*Note: Collector of a Grounded-Emitter Transistor.

413.......

la montage

Antiphistory of the second

Martine State

Mark Street

D 12-451- 2997275

PETER PROPERTY.

SCHIMBING.

COMMON SECTION

)								₹ 69 ∪											
914	R 107		EACOD	EACI. J	EAC01-	EAC01	EACUZ-	EACO3-	EAC93	EACO4	EACOS-	CRPSEL			45		1014		EACD6-	EACO6	EACD 7	EACD8-	EACOB	EACC9	EAC1D-	EAC 10	EAC11-	BACTY	BACD9-
415	R141	GNDALS	15 ISKP	BACDD-	EACD0	BACC1-	RACO1	EAC02	BACD3-	BACC5-	EACD4	EACDS	GNOA15	GNDA15	4.4		1 7 1 4	CMDB15	TS1SKP	BACO6-	BACO7-	EACC	BACCS	BACO9-	EACD9	8AC1D-	EACID RACII-	EACIL	GNDE15
A14	R107		BAC 90-	BACCO	BACO1-	BACD1	BACOZ-	34003-	BACC3	EACO4	8AC05-	SELOV		SELNO	418		2		BAC06-	BACD6	8AC97	8ACD8-	BACOB	BACD9	BAC1D-	8AC 10	8AC11-	ENBL	DEVSLI
A13	R0^2		9 P P C 3-	6MB 03	SELNC	- *:0 E E	5 L L L L L L L L L L L L L L L L L L L	BPH75-	2 CA . 3 CA	19 E 19 E	8#876	2012					111		102	ENBL	SKIP		XINI+	SK IP 2	SKIP		RINT+	SKIP3	SKIP
A12	R1C7	GNDA!2	1	~		BPCLPC	10040	L DAC-	LDAC	DEVSLO	CTWD1	C TWD2	DEVSL2		812		700x		1S1SKP	SKIP	SK IP2	CTWGG	SKIP3	CEVNDO	GRPSEL	CEVND1	GRP SEL		
A11	R111		× INI ×			INTREO	A INT) w T D F O		1001		LOAC+	L DAC+		, , ,	777		8FB17	PRECE	DEVSLO	DEVSLO	EXB07	DEVNDI	DEVSL1	CEVSL 1	BH007-	CEVNC2	DEVS1.2
A13	R1~1		Ŧ	ADDRES	AOPE X2	ADDRO	AUDR C2	CAURED	ADDRC3	ADDR C4	OADRO2	DAURES	ADIJR P6		CZ		-		DADR 04	ADDRO7	ADDR C8	DAURGE	ADDRES	ADDR 10	Ur JR 78	ADDR 1 1	ADDR 12	DANR 10	
5 Ú V	MC21		ACREX1	ADREX2		AJREX3						***************************************			ا ا ا) L T V	-	ADORFF	ADDROL	AUCH13	ADDRUG	ADDRF5	#DDRn 7	ADIOR 28	568334	ADOKIN	ADDR12	AD0813
ALR	1224		CAPTON	CAFTOI		FAET-32	CAF.TC3		CAP Tr4	CABICS	704.7	CAHT-7		CABT 18	a.	100	77.	: :	671343	CAUTIO	CABTIL								
704	12,14		CACRFF	DAGREI		DADREZ	DADREZ		CADRIA	CACATS CABITS	740040	OADRE 7		CADAD	867			1		OADRIA	DIAUII		* Y Y Y	EIC TL	The state of the s	BREAK	ALCACC	; ;	
Ar6	¥021		ACT	4C 7		4C:2	46.3		7 J Y	AC75		AC. 2		AC 78	4.5			:	5.JV	4C1C	4C11		SK 1P	INTOFC	***				
AC5	1234		ACCr	AC'1		A C52	AC C 3		9 C C 4	Afrs	,,,	ACC 7		ACCE					5:30	4010	1174		SK 16	INTREC					
974	1634		BPB 70	10 mass		2.449	BPB 3-		£ 133 144 144 144 144 144 144 144 144 144	- サンドネコ	4	UNACS-		7.0% r	* C0			100 mm m	これのからつ	S April 1	-174111		1 2 4 H	一名いわまだ		たしており	o Crain	C16.43	11
4 v 4	120M		CERT	1 UANS		7. SE	18.18.19		S COME	-47820	30000	- G - G - G - G - G - G - G - G - G - G		6 ት ፅ' ን	863	1, 3		de plus de des de	1 かいません	ψ Σ Σ	-1 Jans		1 2	11年に日本日		40円 第四	1 1 1	-18k	1
A.2	H-21		りゅんづし	1. AC.	4	7 2 2 2 2	14 AC. 1		٦ ٦	5 77F a	47.74	440.7		3 C) 4 E	4.2			And a second sec	5 A(. ≏9		14611		<u>.</u>	1.042		35d01	1116	1.21	Transfer of Contract of the Co
401	12.4		PACIO	1,74		777	84C7 5		* 700	6.700	96106	346-1		5 AC 3		5	•	THE THE PERSON NAMED IN	5. J V c	44C12	11015		: :-	1,6,7		ુ• • -	111	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	

TABLE I-8.

:

	- A32		∢ ⊕∪	0	U 11.	I	7 ¥	1 ا	c z	•	«	^ ·	- >	*	832		< 6	Ų	۰,	. I	x .	7 ¥			3 .	•	S		>
!	. *														•									****					
	A31		11 (may 12 may 1		ange .	:						-			931	1			1			:						***************************************	
!	A30				t	,									830												and the state of the state of	-	
	A29							1							029													10.00	
	A28	SOSUM		+ LHX0	#SRSV+	#DLST+	#PAR+	# IFMD+	AT MB OF	PRING	SCARDT				928	1						;					a salder or entre or stand o		
	A2.7											and the same of the same of the same			627												· Account opposite appear		
-	A26														826												and the state of t		
1	A25														825												The second secon		
	A24		I		ì	!									e 24													1	
	A23		wadda aa a a da aa		:										623									ı İ					
and the state of t	A 22	,			1	3.000									622														
	124	!				1									621														
	A20	R 123	7	#SROC+	•10×5	CABIOO	EABTO1	■5803 ◆	DAR TO 2	CABINE	# SR C4+	#SRC5+	DAN TO4	CABT05	#2c	R123			#SR76+	+ / Days	CABICA	* CO CO .	R SR T G+		CA6 TAB	CA8109	# 5R 11+		DABILO
	A 19		1									***************************************			815	1111			10P4C	2021	# SR SV+	2110	,		p.T.1	913	1	,	
1	A18	8262		10P4	DEVSIO BPCLR	!	ACC1 XINT+ EACh2- #SRSV-	-LEX#	16,04	DEVSEC	APCLR		+ 1 N 1 a	#REC-	± ±	¥232			EALCT	FACC 2	FACC 3	1 4006	EACOS	E ACr 7	EACER	EAC S	EACII	014611	מורוו
	A17	R123		EACO?- 10P4		CV3	ACC1 EAC12-	FACA3-	LDAC-				1.0 AC -	ACC5	917	F123			F4C76-		ACCA	ACC /	FAC 7-9-	LDAC-	ACCR	6009		-DAC-	
			460				¬ ×	1				- 1					∢ ∞								- 1				

TABLE I-9

Anthorythalis

set; 20125491

.....

B-sections seed

I The part of the state of the

Hermannan

District of the second

W-9549-9949-994

plesses mag

Personal Transmit

Batherrated and

PORT O/LINE ADAPTOR 1

13346146199888

	1 8111 ROFI	1118 ICS#	A 1114 155
90049		<i>,</i>	* (3 No. 2)
*REC-	*SCHF * *REC-	BSACK BECHF . AREC-	SAU+ SCACK SAUPE SAUC-
COLUNI	dilke . CINDI	STINE + MOTNIN	dilke . CINDI
_	ACT**** AREC-	#SKCK #CT**CI #KEC-	#SKCK #CT*:01 #REC-
~ OZ : O#	1	SCITT #GINGS	~ OZIO#
	# #DYEC =	A CENTRY WAREL AND THE	
	1 1 1 1 1 1 1	- 14	PCNNO 4 TIME
XI MAR			TOWNER TO THE PARTY OF THE PART
•	111		11.1%
	•	•	, , , , , , , , , , , , , , , , , , , ,
			一门是其他 化化二丁基 医二氏虫虫 化二
FC4 0406ST	#XTFC+	S TELE	S PULLER
			2 VS & T
,		4851	,
1 01.	4	21.4 10.5 10.5 10.5 10.5 10.5 10.5 10.5 10.5	21.4 10.5 10.5 10.5 10.5 10.5 10.5 10.5 10.5
	4 J. C	**************************************	4 J. C
ś			
1 R272 REFF	MSC R272	R272	5-1 NSC1 R2-2
	6	CND 46	*CND 46
	1.1.		SCR BUILD
	100	100	100
* Pace	#CCID #PMCLA	* Pace	SCA SCID SPACIA
			-03 X **
¥ +	¥ +	¥ +	**************************************
* 2 K C Y	BLEF #SKC4	BLEF #SKC4	BL37 BSKC4
# RECE- #	35 #U37 #RECE- #	35 #U37 #RECE- #	35 #U37 #RECE- #
6Ed#C#	* 1514	*	* 1514
•	4		4
#STCK			
9 0104	* 0 13 04 65 81 4	A CITAL PARTY AND A	4 0 - C 1 0 4 6 6 8 4 5 4 5 4 5 4
	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	THE STATE OF THE S
A LE VA		A LEXB	A LEXB

TABLE I-10.

	< 6 €	~C=4×2×3×4×0×		4800M#IJK788888
7 F W			832	
164			831 R2F5	#CFR2+ #CFR2+ #CFR2+ #CD39 #CC39 #CFR3+ #CFR3+ #CFR3+
A 30		## CTR ##	83r R205	#CFR0+ #CFR0+ #CFR0+ #CFR0+ #LD4UY # FR1+ #CFR1-
A 2''			825 R2C5	# FR 1+ # FR 2+ # FR 2+ # FR 2+ # FR 2+ # FR 3+ # FR 3+ # FR 3+ # FR 3+ # FR 3+ # FR 3+
AZ8 R123		# # # # # # # # # # # # # # # # # # #	328 R205	ECNDEN ECTOCK EFRO EFRO EFRO EFRO EFRO EFRO EFRO EFRO
A21		SESSION SESSIO	B27	# 4 A M
R275		######################################	326 F6^3	10P4 #ENGL- #INVHK #ZRUSR #XTRG- #LDFR #ENGSR #ENGSR
825		# 51CK #	e25 R111	PERSONAL PROPERTY OF THE PROPE
. 575 a		*INVWK. PPDRLK PPDRLC EACCO *CACO *CACCO *CA	624 R^1	CTACL CTACL CTACL CTACL CTACC
R205		######################################	923 R121	# # # # # # # # # # # # # # # # # # #
#201		# # # # # # # # # # # # # # # # # # #	B22	######################################
R2r1	0143		P.Z.1 R.1.Z.1	2
k?>1		0+1 - 1 - 1 - 1 - 1 - 1 - 1 - 1 - 1 - 1 -	111h	## ## ## ## ## ## ## ## ## ## ## ## ##
			314	######################################
			* 1 + 1	
62.3		# # # # # # # # # # # # # # # # # # #		
	e 4 (ひゃにょう 4 コミミチェッーコン	Shinni Abanee a g	<pre><pre><pre></pre></pre></pre>

PURT CALINE ADAPTOR 1

TABLE I-11.

A PRINCIPAL PRIN

Call Section

Britishing yes

Tangangan saang

Bar derenten

Marriage parties

Britanista ...

.

distantistication of

- Comments

distributions

M. *** and the management

Martin Color of the Color of th

Marie and the second

201A LINE ADAPTOR INTERFACE
FOR USE ON
THE DATA CONCENTRATOR

TABLE OF CONTENTS

	Page
Data-Break Control	I I - 3
Data-Break Address and Data Gating	I I - 5
Common Data Address Gating	I I - 5
Scan Address Ruffers	I I - 8
Address Decoding	II-8
Data-Break and Device Selection	1 I - 8
Device Selection Gating	I I - 8
Scan Interrupt Service Request	I I - 8
Transmit Clock Gating	II-14
"I'm Here" Indication	II-14
Buffered Memory Buffer Buffers	I I - 14
Accumulator Output Buffers	I I - 14
Miscellanes s Circuits	II-19
Cable Layout	II-19
Module Utilizations	II-19

LIST OF TABLES

Table		Page
II-1	Buffered Accumulator Outputs	II-22
II-2	Buffered Memory Buffer Output Lines	II-23
II-3	Programmed Input/Output Control	II-24
I I - 4	Data-Break Address Lines	II-25
II-5	Data-Break Input Lines	II-26
11-6	Data-Break Control Signals	II-27
II-7	Data-break Request and Select	II-28
II-8	Extended Accumulator Inputs	II-29
II-9	Scan Address	II-30
II-10	Scanner Control Signals	II-31
II-11	Transmit Clock	II-32
II-12	Panel 1 - Common Section	II-33
II-13	Panel 1 - Common Section	11-34
I1-14	Panel 2 - Port O/Line Adaptor 1	II-35
II-15	Panel 2 - Port O/Line Adaptor 1	II-36
II-16	Panel 3 - Port 1/Line Adaptor 2	II-37
II-17	Panel 3 - Port 1/Line Adaptor 2	II-38
II-18	Panel 4 - Port 2/Line Adaptor 3	II-39
II-19	Panel 4 - Port 2/Line Adaptor 3	II-40
I1-20	Panel 5 - Port 3/Line Adaptor 4	I T - 41
II-21	Panel 5 - Port 3/Line Adaptor 4	11-42

1

LIST OF DIAGRAMS

Diagram		Page
II-1	Data-Break Control	I I - 4
II-2	Data-Break Address and Data Gating	II-6
II - 7	Common Data Address Gating	I I - 7
II-4	Scan Address Buffers	II-9
II-5	Address Decoding	II-10
I I - 6	Data-Break and Device Selection	I I - 1 1
I 1 - 7	Device Selection Gating	II-12
II-8	Scan Interrupt Service Request	II-13
II-9	Transmit Clock Gating	II-15
II-10	"I'm Here" Indication	II-16
II-11	Buffered Memory Buffer Buffers	II-17
II-12	Accumulator Output Buffers	II-18
II-13	Miscellaneous Circuits	II-20
II-14	Cable Layout	II-21

LIST OF FIGURES

Figure					Page
II-1	Organization o	of	the Data	Concentrator	I I - 2

1

Ницини

BLANK PAGE

201A LINE ADAPTOR INTERFACE FOR USE ON THE DATA CONCENTRATOR

The remainder of the logic and details of the 201A communication adaptors used on the Data Concentrator are presented in this Appendix. Figure II-1 shows in block form the general organization of the Data Concentrator, to the extent that it concerns the 201A line adaptors. The control of AC transfers and interrupts for the PDP-8 is handled by the scanner. In order to address a line adaptor (for the purrises here, a 201A line adaptor) the scan address register must be loaded with what corresponds to the line adaptor's logical address. This logical address, in reality, is the core address of its receive or transmit buffer. When the scanner is interrupted by a line adaptor, it in turn interrupts the PDP-8 with the scan address register set to the receive or transmit buffer address depending on the type of interrupt. The IOT structure is the same as described for the basic 201A line adaptor once the scan address register is pointed to the line adaptor.

The normal operation for the scanner is to scan, in turn, each of the 64 full-duplex lines looking for an interrupt. When an interrupt is found, the scanner is stopped and a PDP-8 interrupt is generated. After servicing the scanner interrupt (indirectly a line adaptor interrupt), the scanner is restarted.

The multiplexor is a buss-type multiplexor where the device presently selected gates its address and data information onto common busses. A device requests a data-break cycle by pulling to ground its break request line, and the data break is granted when its select line goes to -3v. In order to realize this buss concept, certain of the normal PDP-8 signals are electrically inverted at the multiplexor interface.




Figure II-1. ORGANIZATION OF THE DATA CONCENTRATOR

There are four 201A line adaptors on the Data Concentrator. They all have a common control section which, in the context of Figure 1, is the PDP-8/201A line adaptor interface. The common section is Bay 1 of the complex with Bays 2-5, representing the four 201A line adaptors. The individual signal names in the 201A line adaptor contain a # sign which is replaced by a 1, 2, 3, or 4 in the particular line adaptor. The common signals are distinguished by the absence of a # sign. Unless otherwise noted, the logic shown in the diagrams in this Appendix is realized in Bay 1.

Data-Break Control (Diagram II-1)

By setting the #BKRQ flip-flop, the line adaptor signals the PDP-8 (through the multiplexor) that a data transfer is desired to or from PDP-8 core. The multiplexor responds with the BKAC# signal when the data-break cycle is granted. The direction of the transfer is specified by the DICTL signal. When the PDP-8 enters the break state, the address is loaded into the memory address register and an address accepted pulse is generated by the PDP-8. At this time, the break request signal must be dropped by the interface. During the break state, as indicated by the logical-and of BBREAK and BKSL#, the BTl pulse is used to generate a #BRKDN pulse which strobes the contents of the designated memory location from the buffered memory buffer register into the SDR The PDP-8 will also strobe the data-break input register. lines (DABT) into memory at this time in the case that the transfer direction is into core. The break request signal is generated each time the frame counter overflows when in the text state, and when the interface first enters the transmit state to fetch the first character to be transmitted. All of the logic shown in Diagram II-1 is in the individual line adaptor bay.




Diagram II-1. DATA-BREAK CONTROL

distance or constant

Total Parks

Data-Break Address and Data Gating (Diagram II-2)

Each 201A line adaptor has assigned two sequential locations in PDP-8 core to be used as buffers for incoming (received) and outgoing (transmitted) data. The low-order four bits, except for the lowest order bit, are specified by an address card shown in Diagram II-5. The high-order five bits (page address) are specified by the Scanner and are gated onto the data address lines when the PGENB signal is given, as derived in Diagram II-3. The remainder of the address bits are specified in Diagram II-3.

The contents of the SDR register are gated onto the data break input lines when the BKSL# signal is present, as shown in Diagram II-2. All of the logic shown in Diagram II-2 is in the individual line adaptor bay.

Common Data Address Gating (Diagram II-3)

There are a total of 128 scanner data lines (64 full-duplex pairs). This corresponds to one full PDP-8 page of buffers. In the twelve-bit PDP-8 address, the highorder five bits specify the page; the low-order bit specifies whether the address is a receive or transmit buffer as the bit is respectively zero or one. The remaining six bits specify, which of the 64 line pairs is being referenced. These 64 line pairs are further broken down into eight blocks of eight lines each. Positions 5, 6, and 7 in the address thus specify the block address. A separate cable connects the scanner to each block of line adaptors and in turn provides the block address for those line adaptors, and a common buss (PGENB) to tell the scanner to load the page address on to the data address lines. Diagram II-3 indicates the gating necessary to gate the block address onto the data address lines and pull down the PGENB buss.




Diagram II-2. DATA BREAK ADDRESS AND DATA GATING

historicisming.

The state of

delineatering

Assertances

A STREET, STRE

Bremdene

The state of the s




Diagram II-3. COMMON DATA ADDRESS GATING

Scan Address Buffers (Diagram II-4)

These buffers provide the required isolation and signal levels to allow each 201A line adaptor to ascertain whether the current scan address is actually its address. These signals are fed to an address card which decodes the scan address actually assigned to the line adaptor.

Address Decoding (Diagram II-5)

This address card, located in the individual line adaptor bay, provides the line adaptor with its data break address within a scan block and the signals to determine if the current scan address is the line adaptor address.

Data-Break and Device Selection (Diagram II-6)

The first set of gates in Diagram II-6 derives the individual BKSL# signals from the multiplexor signals BKAC#. The BLKAC signal goes to -3v if any of the four 201A line adaptors is granted a data-break cycle by the multiplexor. The signals CTMD1 and CTWD2 are the assertion that the device codes corresponding to Control Word 1 or Control Word 2, respectively, have been detected during ar 10. microinstruction.

Device Selection Gating (Diagram II-7)

The gates shown in Diagram II-7 are located in the individual line adaptor bays and provide the signals to differentiate between Control Word 1 and Control Word 2 operations.

Scan Interrupt Service & quest (Diagram II-8)

Every time a character is transferred between a 201A line adaptor and the PDP-8's memory, it's character service flag (#SRSV) is set, as described previously. The SCNSVC buss is pulled to ground the next time the scan address matches the

Additional (




Diagram II-4. SCAN ADDRESS BUFFERS




Diagram II-5. ADDRESS DECODING

The state of the s

ATTENDED TO

destroyed (19

Promptabile

Management of the same

THE PROPERTY OF

The street

THE STREET

P. Sengari




Diagram II-6. DATA-BREAK AND DEVICE SELECTION




Diagram II-7. DEVICE SELECTION GATING

BLOCK

The species

The second second

The state of the s Handlestelensky

Constitution of the

as protinged by

The state of the s




Diagram II-8. SCAN INTERRUPT SERVICE REQUEST

line adaptor's address, as specified by *Block, *SCAN2, *SCAN1, *SCAN0 \pm . SCNSVC at this time causes a PDP-8 interrupt which the program can then identify.

Transmit Clock Gating (Diagram II-9)

The 201A data sets for the Data Concentrator have externally supplied transmit clocks. This specification allows transmit interrupt staggering and the use of different clock rates. The actual clock selection is made via a jumper card in Bay 1 while the driver for the data set is in the individual line adaptor bay.

"I'm Here" Indication (Diagram II-10)


The gating in Diagram II-10, located in the individual line adaptor bays, provides to the scanner a not here" or "off-line" indication through the #HERE signal.

Buffered Memory Buffer Buffers (Diagram II-11)

This set of buffers is needed for loading reasons in each block of line adaptors. The buffers also provide the necessary inversion to give the correct signal polarity as needed in the line adaptors.

Accumulator Output Buffers (Diagram II-12)

This set of buffers is needed to provide the necessary driving capabilities for the line adaptors. The buffers also provide the necessary inversion to give the correct signal polarity to the line adaptors.






Diagram II-9. TRANSMIT CLOCK GATING

Жинениен

422151944110000

Tirelesson.




Diagram II-10. 'I'M HERE' INDICATION

PRINCIPLES PRINCIPLES

-

Participation of the Participa

Lineary Hand

Cumming

approxity interlanguages

Total Street

The particular of the particul

Killman

97 5 - Naghan

The second

Transcopping

Tensespensor.




Diagram II-11. BUFFERED MEMORY BUFFER BUFFERS

.




Diagram II-12. ACCUMULATOR OUTPUT BUFFERS

A CHARACTER AND A CHARACTER A CHARACTE

Separate streams

Address of the same

de la despesa estados de la despesa de la de

general design d

Section of the same

Anne district

desperatories and

decontrollerada

Philosophopological Party and Party

11.

Miscellaneous Circuits (Diagram II-13)

PRYREQ and SPSVC identify to the scanner that the interrupt (SCNSVC) is from a 201A line adaptor. The DTALST buss is used to indicate to the scanner that a line adaptor has a data lost condition (this gate is in the individual line adaptor). The remaining gates provide the necessary electrical signal inversion.

Cable Layout (Diagram II-14)

The input/output cables for the 201A line adaptors are shown in Diagram II-14. The correspondences between the signal names, module positions, and pin connections for the 201A line adaptor block and the multiplexor or scanner are given in Tables II-1 through II-9.

Module Utilizations (Tables II-10 through II-21)

Tables II-10 through II-21 give the module utilization for the four 201A line adaptors comprising the block on the Data Concentrator. In addition to the module utilization, a complete signal name map is also shown.




Diagram II-13. MISCELLANEOUS CIRCUITS

B1141534444

Chamber ..

Augustilen ja

Lipotemple

Distriction of the last of the

THE PROPERTY OF

THE STREET

September 1

hadalicand on

•	;	1	;	!	1	CK201A CK201B		CKTLPA
SCANO	SCANI	SCAN 2	SCAN3	DEVSLI	DEVSL2	1 1 1 t		•
EAC 00	EAC 0.1	EAC02	EAC03	EAC04	EAC 05	EAC 06	10000	EAC08
DABTOO	DABIOI	DAB.02	DABTJ3	DABT04	DABTOS	DABT06		DABT08
DIADOO	DIADOI	DIAD02	DIADO3	DIAC 04	DIADOS	DIADO6	7001710	DIAD 08
BMB00+	8MB01+	BMB02+	BMB03-	BMB03+	BMB 04-	BMB04+	-coawa	BMB 05+
BACOOC	ארחזר	BAC02C	BAC03C	BAC04C	BAC05C	BACO6C BACO7C	2 (220	BACOSC
Q	u iL	# 5	* "	Σ×	<u>م</u> بع	s F	- :	>
				<				

<u> </u>			· .			
BKRQ1 PRYPEQ BKAC1 SPSVC	PGENB	BLKSEL	BLKBTO	BLKBT1	BLKBT2 9TALST	HERE*
	BKRQ2 PGENR	BKAC2	BKRQ3	BKAC3	PKRQ4 BKAC4	š t
EAC09 EAC10	EAC11	# #	;	!	1 1	!
DABT09 DABT10	DABT11	:	;	!	: :	
D1AD09 D1AD10	DIADII	:	DICTL	SBREAK	ADDACC	1
BMB06- BMB06+	BMB07-	BMB07+	BMB08-	BMB08+	BMB09+ BMB10+	BMB11+
BAC09C BAC10C	BACIIC	10P1C	10P2C	10P4C	BT1C BT2AC	BPCLRC
2 20 1	<u>.</u> = -	, ¥.	- 2 -	z a. :	×ω⊢	>

Diagram II-13. CABLE LAYOUT

the control of the co

100

THE PERSON NAMED OF THE PE

13 14

11 12

09 10

0.8

0,

90

0.5

03 04

01 02

A Pathlen

B. (III) was

TABLE 11-1
BUFFERED ACCUMULATOR OUTPUTS

201A LINE ADAPTOR			MULTIPLLYOR			
INTERFACE CONNECTION	SIGNAL NAME	LOGIC SYMBOL	LOGIC SYMBOL	SIGNAL NAME	INTERFACE CONNECTION	
AGID, AO2D	BAC00C			CACOO-	A01D	
A01E, A02E A01H, A02H	BAC01C BAC02C			CACO2-	A01E A01!	
A01K, A02K A01M, A02M	BACO3C BACO4C			CACO3- CACO4-	A01K A01M	
A01P, A02P	BAC 05C			CACO5-	A01F	
A01S, A02S A01T, A02T	BACO6C BACO7C			CACO6- CACO7-	A01S A01T	
A01V, A02V	BACO8C			CAC 08 - CAC 09 -	A01V	
B01D, B02D B01E, B02E	BAC09C BAC10C			CAC10-	BO1D BO1E	
B01H, B02H	BAC11C			CAC11-	B01H	

TABLE II-2
BUFFERED MEMORY BUFFER OUTPUT LINES

201A LINE ADAPTOR			MULTIPLEXOR			
INTERFACE CONNECTION	SIGNAL NAME	LOGIC SYMBOL	LOGIC SYMBOL	SIGNAL NAME	INTE FACE	
A03D, A04D	BMB00+			CMB00-	A 0 2 D	
A03E, A04E	вмве1+			CMB01-	A02E	
A03H, A04H	BMB02+			CMB02-	A 0 2H	
A03K, A04K	BMB03-	>	>			
A03M, A04M	BMB03+			CMB03-	A02M	
A03P, A04P	вмв04-	 >				
A03S, A04S	BMB04+			CMB04-	A02S	
A03T, A04T	BMB05-	>		# # # # # # # # # # # # # # # # # # #		
A03V, A04V	BMB05+			CMB05-	A02V	
B03D, B04D	вмв06-		 >		** parameter	
B03E, B04E	вмво6+			CMB06-	BO2E	
в 03Н, в 04Н	ВМВ07-					
B03K, B04K	BMB 07+			CMB07-	BO2K	
B03M, B04m	BMB08-					
B03P, B04P	BMB08+			CMB08-	B02P	
B03S, B04S	BMB09+			CMB09-	B02S	
B03T, B04T	BMB10+			CMB10-	T268	
B03V, B04V	BMB11+			CMB11-	BC 2V	

THE STREET

TABLE II-3
PROGRAMMED INPUT/OUTPUT CONTROL

201A	LINE ADAF	TOR))R	
INTERFACE CONNECTION	SIGNAL NAME	LOGIC Symbol	LOGIC SYMBOL	SIGNAL NAME	INTERFACE CONNECTION
B01K, B02K B01M, B02M	IOP1C IOP2C			CIOP1	B01K B01M
B01P, B02P	IOP4C			CIOP4	B01P

TABLE II-4
DATA-BREAK ADDRESS LINES

201.A	LINE ADAP	TOR		MULTIPLEXO	R
INTERFACE CONNECTION	SIGNAL NAME	LOGIC Symbol	LOGIC SYMBOL	SIGNAL NAME	INTERFACE CONNECTION
A05D, A06D A05E, A06E A05H, A06H A05K, A06K A05M, A06M A05P, A06P A05S, A06S A05T, A06T	DIADOO DIADO1 DIADO2 DIADO3 DIADO4 DIADO5 DIADO6 DIADO7	***********		DADDOO DADDOO DADDOO DADDOO DADDOO DADDOO DADDOO DADDOO	A03D A03E A03H A03K A03M A03P A03S A03T
A05V, A06V B05D, B06D B05E, B06E	DIADO8 DIADO9 DIAD10	*		DADDO8 DADDO9 DALD10	A 0 3 V B 0 3 D B 0 3 E
B05H, B06H	DIAD11	*		DADD11	B03H

*Note: Collector of a Grounded-Emitter Transistor.

TABLE II-5

DATA-BREAK INPUT LINES

201A	LINE ADAP	TOR		MULTIPLEXO	R
INTERFACE CONNECTION	SIGNAL NAME	LOGIC SYMBOL	LOGIC SYMBOL	SIGNAL NAME	INTERFACE CONNECTION
A07D, A08D	DABTOO	•		DBITOO	A04D
A07E, A08E A07H, A08H	DABTO1 DABTO2			DBIT01 DBIT02	A 04 E A 04 H
A07K, A08K A07M, A08M	DABTO3 DABTO4			DBITO3 DBITO4	A 04 K A 04 M
AG7P, A08P A07S, A08S	DABTOS DABTO6 DABTO7			DBITO5 DBITO6 DBITO7	A 04 P A 04 S A 04 T
A07T, A08T A07V, A08V	DABTO8 DABTO9		→	DBITO7 DBITO8 DBITO9	A04V B04D
B07D, B08D B07E, B08E B07H, B08H	DABT10 DABT11	*		DBIT109 DBIT10 DBIT11	B04E B04H

*Note: Collector of a Grounded-Emitter Transistor.

THE PROPERTY.

TABLE II-6

DATA BREAK CONTROL S SNALS

201A	LINE ADAP	TOR		MULTIPLEXO	R
INTERFACE CONNECTION	SIGNAL NAME	LOGIC SYMBOL	LOGIC SYMBOL	SIGNAL NAME	INTERFACE CONNECTION
B 05M, B 0 6M	DICTL	* >		TRADI	B03M
B05P, B06P B05S, B06S	BBREAK ADDACC			CBBRK CADACP	B03P B03S
B01S, B02S B01T, B02T	BTIC BT2AC			CBT1 CBT2A	BO1S BO1T
B01V, B02V	BPCLRC			CPWCLR	B01V

*Note: Collector of a Grounded-Emitter Transistor.

Statement Periods

MINISTERNATION PROPERTY.

A Tone parameter

A. DROTTH-LAND

Part Planteries

officers of the second

martinismes

The development of

TABLE II-7

DATA BREAK REQUEST AND SELECT

201A	LINE ADAP	TOR	N	MULTIPLEXO	R
INTERFACE CONNECTION	SIGNAL NAME	LOGIC Symbol	LOGIC Symbol	SIGNAL NAME	INTERFACE CONNECTION
B11D	BKRQ1			REQ2	D01D
B11E B11H	BKAC1 BKRQ2		→	SEL2 REQ3	DO1E DO1H
B11K B11M	BKAC2 BKRQ3	→	→	SEL3 REQ4	DO1K DO1M
B11P B11S	BKAC3 BKRQ4	→	→	SEL4 REQ5	D01P D01S
BllT	BKAC4			SEL5	D01T

TABLE II-8

EXTENDED ACCUMULATOR INPUTS

201A	LINE ADAP	TOR		SCANNER	
INTERFACE CONNECTION	SIGNAL NAME	LCGIC SYMBOL	LOGIC Symbol	SIGNAL NAME	INTERFACE CONNECTION
A09D, A10D A09E, A10E A09H, A10H A09K, A10K A09M, A1CM A09P, A10P A09S, A10S A09T, A10T A09V, A10V B09D, B10D	EAC00 EAC01 EAC02 EAC03 EAC04 EAC05 EAC06 EAC06 EAC07 EAC08 EAC09	* \		EACOO+ EACO1+ EACO2+ EACO3+ EACO4+ EACO5+ EACO6+ EACO7+ EACO8+ EACO9+	A07D, A08D A07E, A08E A07H, A08H A07L, A08K A07M, A08M A07P, A08P A07S, A08S A07T, A08T A07V, A08V B07D, B08D
609E, B10E B09H, B10H	EAC10 EAC11	**		EAC10+ EAC11+	B07E, B08E B07H, B08H

^{*}Note: Collector of a Grounded-Emitter Transistor.

TABLE II-9
SCAN ADDRESS

201A	LINE ADAP	TOR		SCANNER	
INTERFACE CONNECTION	SIGNAL NAME	LOGIC SYMBOL	LOGIC SYMBOL	SIGNAL NAME	INTERFACE CONNECTION
A11D, A12D	SCAN 0			BXMT-	C 0 3 D
A11E, A12E	SCAN 1			BAD1-	COSE
A11H, A12H	SCAN 2			BAD2-	C03H
A11K, A12K B12M	SCAN 3			BAD3-	C03K D01M
B12M B12P	BLKBTO BLKBT 1			GND GND	DO1M DO1P
B12S	BLKBT2			GND	D018

TO THE STATE OF

TABLE II-10
SCANNER CONTROL SIGNALS

201A	LINE ADA	PTOR		SCANNER	
INTERFACE CONNECTION	SIGNAL NAME	LOGIC SYMBOL	IOGIC SYMBOL	SIGNAL NAME	INTERFACE CONNECTION
B12D B12E B12H B12K B12T B12V A11M, A12M	PRYREQ SPSVC PGENB BLKSEL DTALST HERE* DEVSL1 DEVSL2	*	*	PORQ+ SSO+ PGENB+ BKSLO- DLOST+ LACHK- DSL+ ESL+	D01D D01E D01H D01K D01T D01V C03M C03P

^{*}Note: Collector of a Grounded-Emitter Transistor

Ú

TABLE II-11

Control of the last

Birtherstern

Privates 1

nas, September

antenage per

Hammed thing

TRANSMIT CLOCK

201A	LINE ADAP	TOR	ми	LTIPLEXOR	
INTERFACE CONNECTION	SIGNAL NAME	LOGIC SYMBOL	LOGIC SYMBOL	SIGNAL NAME	INTERFACE CONNECTION
A13S, A14S A13T, A14T A13V, A14V	CK201A CK201B CKTLPA			CK2000 CK2400	DO3S DO3T

Henditan

the animalist

The state of the s

-

Table 1

Thursday.

Terrandita de

The state of the s

Cumber of the state of the stat

		4#0	9 w	. .	7 × .	. # L	Z & 1	K N F :	>			480	э ш (. I	7 ± .	2 نے	Z & (K N F	> >
416	RICT			SHEGA SHEGA+	6M602+	6 M G G G	+70010	67605+ 845L1	DAACI	916	R107		*909MR	BREOT	8 M80 00	460040	67810 67810+	BMB11+ BMB11+ BKSL2	BKAC 2
¥15	K187			8AC01 8AC01C	BACO2C BACO2C		BACC+C	BKSL3	£ 34 4 5	815	R107		5AC06C	BACOTC	BACOSC	6AC09C	BAC10	BACIIC BACTY	BACG9C
¥14	M021		JPA1 35	134	JMA I 3K	UMA 1 PM	JE 1 130	CK2C14 CK2018	CKTLPA	914	8111		SCHOOL	SCSVCA			SCNSVC	34.3VCB	SPSVC
4 13	₩021.		JMA130	JF & 13H	JP A 1 3K	HE 1 740	144139	CKZF1A CKZP1B	JARIV CKILPA	E18	955 4		CK221A	CK271A	CK 2018	CK 2018		1SCTE 2SCTE	3SCTE ASCTE
A1.7	12.M		SCANI	SCAN2	SCAN3	CEVSL 1	CHVS12	JAMI 15		218	M321		SP SVC	PGENB	HERSEL	ULKBTO	BLRBII	ELKOTZ DTALST	TOTAL
1	170#	s	SCANI	SCANZ	SCANS	CEVSL 1	CEVSLZ	JAAIIS	JEALLY	2	1264		BKACL	BKR 02	HKACZ	BKRC3	BKAC3	BRRC4 BRAC4	
-	1204		EACH CAC::1	EACPZ	E AC. 3	FAC >4	4. JA.	FACOR	FACTA	618	1254	\$ \$ 4 4	EAC I O	EAC11	POSMH	SKENB	d5C#47	19C SHI	AGUNE
r C	120	20	FACTE	FACTZ	rac:3	40044	ENC'S	FACTE	EAC 14	5 c #	1204	;	EAC 13	EACIL	東京市な物	SKENB	-	JM8755	AGUENT AGGERT
3	12.4		CANTOL	CANTRA	FULLET	CARTÓN	CAPTES	LASTEC	EA881-18	800	12.4		CANTIN	CABTIL	CYSEL	AL CHA?	12BC 78	240047 140041	JE P. C. TV
	# 22 B		048TCC 048TCL	043162		CASTON CARTÓN	EAH TES	CARTCE	423860	111	170M	•	DAULY DAULY	111844	CYSEL	AL PAT	JEHLI	148775 378777	
٥	15 Ju		CIAC"F OTAC"	U14612	Clace then best		6.341.5	C1467e	elathe namer tassing	3 6	12.4		014610	11-3810	JAPPER	CICIL	PAKTAK	AUCACC JASS>1	V C C SAL
	1234	-	Clated Glacel	Clarca	£ 1412	ACIAIS MEDALO	1.12005	C17C56 51450	433413	4, 5	12.34		CIACI	11771	NE LEXT	11.010	EFFFAN	ACLACC JMB05T	38 181
i i	h 52.1		Parison.	+ 705 ad	#F0.25-	18 18 18 18 18 18 18 18 18 18 18 18 18 1	-45.033	FP3.04+	PM4.24	*, 1	163		**************************************	-2 3 to 24	47 1838	197 E 20	◆ 報告による	ERGCO+ BROBD+	ACCEPT ACCEPT ACCEPT + INCRE
	1714			*80 abs			+ 5 July 18			6)1	2.7.3				*/ . und !	- ## J##\C	. ₩8. F	1 +5 SAN	
٠ د د			+108M8 DT. THE DILLOFE	**************************************	eaclas sactas cault	eriard decdes decar	PACYSC BACYSC BMPTG+	450,000 000000 000000-44	** JAC BACCAR DALAY	~ ;	12.1		PACE OF SACE AND AND ASSESSED.	HACELL TALIN APPRIL	7141	1000	1.0+4.	831c	Patrick Struckle natel14
-	# 2.2.#		140.7.C	37.30	36.38	345.346	36.3rd	1 72. 74. 14. 14. 14. 17. 17. 18. 18. 18. 18. 18. 18. 18. 18. 18. 18) Jacobs	: 22	121	:	10 % (10 %	31134	District	137401] Judii	P128C .	Wall Plan

TABLE II-12.

820

TABLE II-13.

ilestratiffs

A THE SHIP

7

The state of the s

A CONTRACTOR OF THE PARTY OF TH

Aguarana a

Metanterities

The state of

Manual Ma

adjust and

n-resultant

A Transmitted

1 Table

American series

FURT OZLINE ADAPTOR 1

1112 1112 111	1	778 7668	74 K 15 CRF +
			16N074 15KCK 15CRF+ 1REC- 1.1RE+ 10TN01
		16ND14	1 SKCK 1SCHE+
15CBF+ 1REC-	15CBF+ 1REC-	15KCK 15CRF+ 1REC-	I IN E TOTADI
IL INE+ TOTADI	10TND1	INTER INTER INTER 15RCK 1ETAC1 18EC-	ISRCK ILTACI IREC-
1CL11 10TND2	1CL11 10TND2	1CL71 10TN02	1CL11 10TND2
IR.C.	IR t.C-	10LT1 IREC-	IRC- IOLTI IREC-
٠.	1FTEF+ 1RSAD	+ IFIEF+ IRSAD	TETEF+ IRSAD
INTELLEGISTS THE TREETY	ICIAD2	ICIAD2	TOWER TERMS
1011111111	1011111111	11.74 50.71	1011111111
		-	-
- L-X	•	1 SCRB 1XF1-	- L-X
•			
185NU LAUGS	-	1 2000	-
15.1 18R1	1	1551	1551
20 P.	2	400	4
	500 6	200 0000	200 0000
SUPER RESE	SUPER RESE	KON KON KON	SUPER RESE
,			
1035 K 10010 138939		16ND35 15CK 1CCTD	01331
1001	1001	1001	1001
ICCID IPMCLR	1PWCLR	1SCK ICCTO IPHCLR	ICCID IPMCLR
IREC- ICLGCK			
	ISRCK	ISRCK	ISRCK
5 1027 1KFCB-	1037 1KFCB-	5 1027 1KFCB-	5 1027 1KFCB-
11.37	11.37	11.37	11.37
11.37	11.37	11.36 11.37	11.36 11.37
1JF37 1FECIK	SCIR 1JF37 1FECIK	ISCIN 1JF37 1FACIR	SCIR 1JF37 1FECIK
1CE1 1XM1- 1	1CC1 1XM1- 1	1CC1 1XM1- 1	1CC1 1XM1- 1
10F37 1XMT+ 1REC-	1XMT+ 1	1XMT+ 1	1XMT+ 1
- *		•	٠,

TABLE II-14.

		∢⊕ ∪	•	w	•	ĸ	7	¥	۲	I	Z	•	•	~	-	. 3	> :	>				*	•	, ب	2 4	u	1	. 7	×	_	I	Z	۵	*	S	-	>
A 36															- rurate (*********************				·	832																	
164	4111		1	9K SL 1		BOCVID		LADROS	OK St. 1		DIA099		1ADR10	8K St 1		OFATO	010410			831	R205					ICTRZ-		1CFR2+		BAC09		11 DAUX	1CFR3+	icfR3-		BACOB	BACOS
D 4	R123 .		1CFR3+	1CFR2+	1 ENAK+	EACO8	EACU9	1CFR1+	1CFK0+	1ENAX+	EAC 10	EAC 11	1R050+			110010	110410	0101	Assessment of the control of the con	830	R205				IL DAUX	10 X 70 1	4		BAC11	BAC11		11.0AUX	1CFR1+	1CFR1-		010.8	BAC10
A 2.5	455M		SCAN1+	SCAN1-	SCAN2+	SCAN2-	SCANB+	SCAN3-	1 SCAN1	1SCAN2	1SCAN3	1 ACRC8	1 A DR 29	LACRID						829	R205				1FK 1+		1C E9 2-		16ND61	164061	1LCFR	1FR2+	1FR3+		1CFR 3-	16N061	164061
87V	R123			1 IFMO+	1ENBL +	EACO 6	EAC 07	1STRUY	1 THROF	1ENBL+	EAC 98	FAC09	IRING	LCAROT	FNRI		2010	EACII	as typica a madebacker to	828	R205	version at class a set spin w			ICLUCK	2000	1 CEBOT	1FR0+	LEFRO	LEFRO	ILDFR	1FRD+	1581+		ICFR1-	168000	164060
) 7 V	R123		15RSV+	10151+	1ENBL+	EACUD	_	1PAR+	1RQS0+	1EN31.+	E4Ců2	E ACO3	1XTRD+	101 50+	FRAL			EAC 05		827	K602	and a support of the same of t		1CN059	LURROS		1 500	164059	-				115-MO-	1xel-	11FM0+	1REC-	IRSTRI
V (0	R255		1 JAKKON	_	IPMCLR	IRSI	_	LXTRQ-		eT1	1 I NV MK	1xTxc+	1XTRO-		RACOA	7000	*01*0		1	956	R603	-			*401	LENGI							IMBSK	1094	1ENAX-	1 COAUX	
462	R2C5		1STCK	1CL SD-	1PMCLR		1CL 50+	ICS-	105+		11NVHK	1 SR SV+	1SRSV-	IFSRSV	RACOO		ONC	1CHROX	‡	825	R111				ISCANI	LSCANZ	1073	1ENBL-	1 SC AN1	1 SCAN2	LAXNO	1ENAX-	1ENAX-		~	IPARNO	IPARI
A 25	8205		LINVAK		1Phclr	1PAR 1	1PAR+	EAC02	BAC02	1CLOC*	_			I SRSV-	•			CHRON	,	624	1238	to constant or yet the			CThol	Jalac Jalac	2010	70413	IAXAC	18LCCK		_		_	IPARNO		
A 2 3	R205		LIRVEX		1 PWCLR		1EBPC+	BACC6	BAC 26		IINVMK	1 TMRC+			RACTY	200	CAC IV		1	23	R121						TANAC	ADDACC	B×SL1	1 BRACIN	BKSL1	EBREAK	BT1C	IPAR:	180-	IRFC+	1674
77 V	K261	JENDZC	;	ISTANT	16ND2C			1PwCLR		_	IRSTRI	INEC.	+LWX1	1 KMT-	1 2 2 2					B22	K121	!			1672	1 KU+	1000	15K11+	1461+	16P2	140+	1REC+	11FMD+	1ESRSV	NXM1+	LXIRU+	11FM0+
174	R2C1	1Chc 19		1 ADAC	15AC15			IPACLR	16KRO+			1664+	11690-		4				-	821	R121						168.70		1 1FFC+	LEXE	1 1FFC+	1xTPC+	1 X P T +	1PECE-	1FCSC-	1CL SC-	1CARE1
970	K201			INAR	BACO7	1REC-	1 XM 1+	1 PMCLA	11500+	11595-		1 INVER	RAC 77	31.3 C.K	LA VILLE			1REC+	1	B2 C	#11			,	180804	10577	27.77	1 XM TE-	1-R3+	1:80+	1 CYNO	1CY-	1 CY-	1REC+	11670+		1ESRSV
	R 123		1 SRUC+	1 SR 77+	HKSL 1	DAHITE	CABIST				DABTOB	DABTOS	1581C+				DARI I	DAB111		918	1,04				1 TMR3+	DATE OF LE	24147	STREY	LXFIRD	1FR2+	LUYAC	1FR1+	LOVAC	16 BPC+	1 DYNC	1 LFMC+	10v4C
9	R123		1 SRCC+	158C1+	OKSE1	DABIOC	DABTOL	15802+	1SR13+	BKSL1	DABTCZ	DAHICS	1.5804+	48508		17040	401040	DABTOS		910	₹36¥				ויורנא	SCARCE	T A A I	1 SCAN 2	ISSIZE	1 HLCCK	^		ISCANI	_	_	-	1 SCAR2
A17	F2C2		1FK >+	10Y-		1L INE-	IL INE+	1CLUCK	11.17.6+	1F # 2E	1523+	-ALV-		101484			+ C ¥ 4	1PATY+		114	1111			,	12FSV+	1 × 2 × 2 × 1	CONCLE	,	1SRSV+	+ 1 7 7 7	ISA. NO	SCASVE			15.6483	IHERAD	HEME

PORT O/LINE ADAPTOR 1

TABLE II-15.

Constitution of the last of th

Handaland

PARTITION OF THE PARTIT

Total said

Best Asset 174

Anne de la constitución de la co

is assistant.

91	26W014 C	2SUIFT D	2GND14 H		25R11- L	_	ZPAIT+ P	÷		ZZROSR V	91	25	A B B C C C C			25KG3+ J		2SROS+ M		25KO7- R	
5 A16	3	2SHIFT 2S	-		25R11+ 25		25HIF1 28	- 3	11 25.02	77	5 81	1 8002		•		ZCHRON 2SI		20SYNO 2S	١.	250	3
. R201	•			- 1				1	9- BMB11		818	R111	CS ZENOI		1					0	
A14 R205		1 25HIFT - 25R09-			+ 25ROB+ 2MBSR		- 25K19+		- 25R09-		814	R121	3 21GPCS			21FM0-		- 20Y-	1	3 ZEFRO	
A13		25H1FT 25RC 7-	6MB07		ZPRO6+		25K38-	6 48 64	25R07-	2MBSR	618	R1C7	ZERENB	2BRI BKRC2	2BKRC+	ZENAX+	ZENBL+	ZENBL-	ZENO	2HEREB	200.00
A12 R205		25H1FT 25R05-	6MB05 2SR05+	25R04-	25R04+	ZSHIFT	25R06-	84806	25R05-	ZMBSR	912	1018	ZCARUT	2C0T0	20Y-	2SICK 2SCK	2RD+	28.58.1 2015Y+	2DTSY-	2CS-	,,,
A11		25H1FT 25R03-	BM803	2SRC2	25802+ 2MBSR	25HIFT	25K04-	BM804	25K03-	ZMBSR	118	R292	2GND43	285YN-	2KSTN-	2RSTR+	ZREC-	2 START	26ND43	2PWCLR 2SYNG-	71117
A10 R205		2SHIFT 2SR01-	HMBG1	2SROO-	25800+ 2M858	25H1FT	25K02-	BMB02	25K71-	2MBSR	810	R6r2			2CL OCK	2SYNC-			•		
R201		25H IF T		22RDSR	25K30+		280-	ZMBSR	68837		508	R602	149ML			SPECIE	BPCLR	2 JPP41		28.km	204402
AUS R 111		2PECE-	2REC+	ZXMTE-		ZXMI					80 80	Recz	(4 d a)	ZFR3+	2 BRKCN	ZENZR	2 START	2 JMP 4C	1	301C	,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
R302	ZĞNĞÇĞ	2RQS0+	2A06JK	ZADEJA	28F [X	21FM0+	ZKEC	240657	ZACESI	28K1	109	Recs	OF DATE		2CL JCK	2015Y-	2ZHCSR	SE dWC2	251CK	2XM1-	
ROC1		ZREC- ZOTNO 1	20 TNO 2	2R S NU							ب ق	R202	ř.	2 FWLL R	2REC-	ZKEC+	2RECE-			2PMCLR 2xm1-	
4111	•	25 EBF + 2L INE+	20171 20171	2F78F+	2C1AC-	2011:	2 X P 1-	23.TFC+	ZK SNC	29.51	e C	NEC 1	2CC1C	2001 2001		71137	2037	21.37		2J#37	,,,,
M501	2 CN PO 4	2 SRCK	4345		20N004	5072	2 SC RB				404	# 5C1	2 CNC 36	2.5C.K			26ND36	21.36 21.36	And the second	25678	
AC3		2RD+ 2R EC+	28 C-	201514		DTAL ST	28F 1x		30.54	7000	8.3	2094	28016	25018					2V+B 33	2V-803	100149
E I AR	2 GNDF.2		ZRING	~	2050B	20.5+	2020 2000	25308	SETPEN SUCCES	2 STRDY	14.2	E 14K	2 GNC34	23.0h	23 CB I	28051 200554	2CDETE	2001	2001		
AC1 W201C		2508 2408 2003	20.500 20.500 25.700	20	ZKINGE ZCCETE		25CX B	1		2HERE	HC1	#6C2	2CLT 1	25.08	•	22.54	*	ZIRGYP		2v-4C1	

PORT LILINE ACAPTOR 2

3.574

Andrew str.

Transmission of

:

	くのこのまかい ゴレンドロ かいりょうしつ かっ			< C N N D Z Z L Y F I J W C U B P
	:	632		
R111	240828 8KSL2 014008 24CR09 8KSL2 014019 24DR10 8KSL2	831	R2C5	21DAUX 2CFR2- 2PMCLR 2CFR2+ 8AC09 8AC09 2LDAUX 2CFR3+ 2CFR3+ 8AC08
R123	2CFR3+ 2CFR3+ 2ENAX+ EACO9 2CFR1+ 2CFR1+ 2CFR10 2CFFR10 2CFFR10 2CFFR10 2CFFR10 2CFFR10 2CFFR10 2CFFR10 2CFFR10 2C	068	R205	2154UX 20FR0- 20FR0- 20FR0- 8AC11 8AC11 2CFR1- 2CFR1- 8AC10
4554	SCANIL + SCA	R29	R2C5	26ND61 2FR1+ 2FR2- 2FR2- 2GR51 2GN761 2GN761 2FR2+ 2FR2+ 2FR3+ 2GND61 2GND61
R123	ZEBPC+ ZIFBPC+ ZENBL+ EACOO EACOO ZIMRD+ ZIMRD+ ZENBL+ ZENBL+ ZENBL+ ZENBL+ EACIO	 B28	P275	26ND65 2CLUCK 2CLUCK 2FR9- 2FR9- 2EFR0 2EFR0 2FR0- 2FR1+ 2CFR1- 2GND60
P123	258 SV + 258 SV + 258 SV + 258 BL + 686 CO	827	R6:2	2GN059 2JMP59 2JMP59 2SVC- 2GNU59 2FKZE 2PWCLR 2FKZE 2FKZE 2FMD- 2KMT- 2KMT- 2KMT- 2KMT- 2KMT- 2KMT- 2KMT-
R2r5	28 28 28 28 28 28 28 28 28 28 28 28 28 2	82 6	R673	10P4 2ENBL- 2INVFK 2INVFK 2XTRQ+ 2LDFR 2MBSR 10P4 2ENAX- 2LOAUX
R2r5	20	325	#111	255 285 285 285 285 285 285 285 285 285
R205	PAGE STATE S	H24	prc1	201101 201101 201100 20
R2C5	2 INVP K 2 P W C L P 2 F d G C C 5 INVP K 2 I M C C C 5 I M C C C 5 I M C C C	623	R121	2200AC ACUACC BKSLZ 228PKDA 228PKDA 668EAK 668EAK 269AR I 209AR I
R271	26ND2C 251AKT 26ND2C 26ND2C 25NC 25NC 28KC 28KC 28KC 28KC 28KC 28KC 28KC 28K	B 22	K121	25.6.2. 20.15.4. 20.15.4. 20.15.4. 20.25.8.1.1. 20.25.8.1.1.4. 20.25.8.1.1.4. 20.25.8.2. 20.25.8.2. 20.31.8.0.4. 20.31.8.0.4.
A2C1	26 N 6 1 5 2 6 N 6 1 5 2 6 N 6 1 5 2 6 N 6 1 5 2 8 1 8 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4	£ 2.1	1214	2011 2011 2011 2011 2011 2011 2011 2011
R201	11	155	#.11	2 K K S S S S S S S S S S S S S S S S S
P123	2 S S R O S S S R O S S S R O S S S R O S S S R O S S S S	518	1,,,,	216534 2761534 276153 276153 276153 276153 276153 276153 27616 27616 27616 27616 27616 27616 27616 27616 27616 27616
R123	2558010 25880 2588010 2588010 2588010 2588010 2588010 2588010 2588010 2588010	717	8 CC2	0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.0
. ?: ×	20 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4	214	1112	23.5 S.W 28.5 S
1	4 かしひおに エコヤコをスケックトラン			マンドリアメリア アン シン

PORT 1/LINE ACAPICA 2

TABLE II-17.

HHH-HHH

THE PERSON NAMED IN

History many

P. School W. Barrelline

Parameter age

April Company

Martinesses in

Betterner out

Activisment

paga-Hearn

Pelituann-n

THE STATE OF THE S

Himmaning.

jarga-pretade Norteepader

A STATE OF THE STA

B Mage-177

Annable of the

E-man-man-

A THE PERSON NAMED IN

The second

Total Marie Street

displant

Bottoffin

The state of the s

mic simus

PURT ZZELNE ACAPICK 3

A16	R205	36ND14 C	916	R032	35888888888888888888888888888888888888
A15 A	R2C1 R2	358167 358107 358107 3581107 3	6 219	RIII RO	36REN 38 38REN 39 3CHRON 38 3CHRON 38 3CHRON 38 315RC + 38 33 30 37 Y - 38 30 75 Y - 38
414	R205 R	33 33 33 33 33 33 33 33 33 33 33 33 33	B14	R121 R	310PCS 3 30BPCCS 3 30TS 4+ 31FM0-3 31EM0-3 30TS-3 33SYC-3 31CPCS 3
A13	R2C5	######################################	613	R1C7	38881 38
A12	R2.15	98/8/11 98/8/11 98/8/11 98/8/11 98/8/11 98/8/11 98/8/11 98/8/11 98/8/11 98/8/11 98/8/11 98/8/11 98/8/11	812	1118	3CARD1 5CUTD 5DY+ 3STCK 3SCK 3SCK 3SRO+ 3R
AI.1	R205	358117 35803- 35803- 35803- 35803- 35803- 35803- 35805- 35805- 35805- 35805- 35805- 35805- 35805- 35805- 35805- 35805-	719	R202	SERVICE SERVIC
91¢	R205	385111 385111 385111 385111 385111 385111 385111 385111 385111 385111 385111	613	46°2	ACLUCK 3SYRC- 3START
6 V V	R2r1	35F1F4 34C5 35F1C5 35F1C5 35F1C5 37C1 37C1 37C5 37C5 37C5 37C5 37C5 37C5 37C5 37C5	٠ د د	5 Ca G	BURDAN BURDA
£.	R111	3	802	2098	TO PERSON TO PER
407	2√£8	3	4C &	Ka72	A PARTY BY
Ane	KÇC1	SASSES SA	4.70	2+60	24 4 2 2 3 3 4 5 5 5 5 5 5 5 5 5 5 5 5 5 5 5 5 5
AC5	R111	STEPPE ST	45 61 21	1)54	2
4	1054	3 C K d	'3 4	1004	300 M 30
AC3	K1 11	340+ 346- 346- 340- 346- 30-14- 30-14- 36-14-	<u>ت</u> د	يه ود ر ج	2
≯Ç4	I IAF	3471.72 3407- 34104 346- 34104 346- 34104 346- 34104 346- 3607- 3607- 36407- 36	Ç.	1. I A P	2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2
A. 1 A.2.	3132#		مسر ار ع:	2.00	12.23 12.23 14.23 15.23 15.23 16.23 16.23 16.23 16.23 16.23 16.23 16.23 16.23 16.23
		マボ 3回に 4 のつど 11 できな 20 かつ ラッ			fracum royal residen

TABLE II-18.

PURT Z/LINE ADAPTOR 3

TABLE II-19.

A THE PARTY

U

Turk

U

Paragraph of the last

* Comment

U

A05 A10 A11 R201 R205 R205 4SHIFT 4SHIFT 4SHIFT 4SHIFT 4SR03- 4SR01- 4SR03- 4SR07- 4M871 4SR03- 4SR07- 4M85R 4M85R 4SH1FT 4SR03- 4SR07- 4M85R 4M85R 4SH1FT 4SR03- 4SR07- 4M85R 4SR07- 4M85R 4SR07- 4M85R 4M85R 4M85R 8M870 4SR01- 4M85R	428ECE- 48ECE- 43MT+	46NOC6 46NOC6 46NOC6 46000	#111 ROC1 R3C2 R #111 ROC1 R3C2 R #5EEF+ 4REC- 46NOC6 #CINC1 4REC- 40C0C6 #CINC1 4REC- 40C0C #FINE	46NEO4 ACS AO6 AO7 46NEO4 4SECK 45NEC 46NOC6 4SRCK 41NE+ 4REC 46NOC6 4SRCK 4CINE 4REC 4000C6 4CLI 4REC 400C0 4CLII 4GINUZ 4CLII 4GINUZ 4CNOU4 4LINE 4NEC 400GUK 4CNOU4 4LINE 4NEC 400GUK 4CINOZ 4CINOZ 4SEC 400GUK 4SCH 4XPI 4NEC 400GUK 4REC 4ANEC 4ANGSI 4RSI 4RSI 4BRI	### ### ### ### ### ### ### ### ### ##	4GNEO4 AC5 A06 A07 4GNEO4 4GNEC 4GNOC6 4SRCK 4CINE+ 4REC- 4GNOC6 4SRCK 4CINE 4GNUU 18050+ 4SRCK 4CINE 18EC- 4GOBC6 4CLT1 4GTNU 2 4CLT1 4GTNU 2 4CNOU4 4LINE- 4RSNU 4GOBUK 4 4CNOU4 4LINE- 4BFIX 51 4C9 4CLT1 4BEC- 4AOBUK 4 51 4C9 4CLT1 4BEC- 4AOBUK 4 51 4C9 4CLT1 4BEC- 4AOBUK 4 51 4C9 4CLT1 4BEC- 4ABEC- 4ABETX 51 4C9 4CLT1 4BEC- 4ABEC- 4BETX 51 4C9 4CLT1 4ABST 4ABS
E- 4SHIFT	2 4 4 4	# # # # # # # # # # # # # # # # # # #	R111 R0C1 R3C2 R 45.12 4 4.10.6 44.11.1 40.10.6 44.11.1 40.10.6 44.11.1 4.10.6 44.1 4.10.6 44.1 4.10.6 44.1 4.10.6 44.1 4.10.6 44.1 4.10.6 44.1 4.10.6 44.1 4.10.6 44.1 4.1	4501 R111 R0C1 R3C2 R 45RCK 45EBF 4REC- 46M0C6 45RCK 45EBF 4REC- 46M0C6 45RCK 45EBF 4REC- 46M0C6 45RCK 45EBF 4REC- 46M0C6 4CL11 4REC- 4AM0S1 4CR004 41LRE- 4RSN0 4AMS1 4CR1 4CF02 4SF1X 4CF1 4CF03 4F6- 4AMS1 4RSN0 4RS1 4AR1	### ### ##############################	### ##################################
E- 4SHIFT 4SHIFT 4RD+ 4ZEKSR + 4RD+ 4ZEKSR + 5RD1+ 4SR70+ 4SR01+ 4SR70+ 4SR01+ 4SR70+ 4SR01+ 4SHIFT 4SHIFT 4SHIFT 4SHIFT 4SHIFT 4SR01- 4SR01- 4SR01- 4SR01- 4SR01- 4SR01- 4SR01- 4SR01- 4SR01- 8040- 8		46NOC6 4ROSO+ 4AO6JK 4AO6JK 4AO6JK 4ACC- 4AO6ST 4AO6ST	457.8FF 48.8C- 41.18E+ 4078.01 41.10.1 48.8C- 40.01.1 40.11.1 40.180.2 40.11.1 40.180.2 41.18E- 41.18E- 41.18E- 41.18E- 42.11.1 42.11.1 43.18E- 43.18E	45NCC 45EBF 4REC- 45RCK 45EBF 4REC- 41NE+ 40TNJ1 4R050+ 45RCK 46TND1 4REC- 76NDC6 46LT1 4REC- 76NDC6 46LT1 4REC- 76NDC6 46NOJ4 4LINE- 4104 46LT1 4REC- 45CNB 4XP1-	46ND04 45RCF 4REC- 4GNOC6 48E+ 45RCK 4LINE+ 4GTKJ1 4RQ50+ 48CF 45RCK 4CINC1 4REC- 7CNOC6 4RD- 4CLT1 4GTCC- 4AC4X 40LSI+ 4GNOJ4 4LINE- 4RSNO 4AO6JK 4 4CNOJ4 4CINOJ2 4BFIX 4DFIX 4SCR 4XFI- 4RSNO 4AO6ST 4GELAY 4SCR 4XFI- 4AO6ST 4GELAY 4RSI 4ARI	4GNLC2 4GNEC4 4SEEF 4REC 4GNOC6 4GNUD2 4RD+ 4SECK 4SEEF 4REC 4LINE+ 4GTKJ1 4RGSO+ 4RING 4REC+ 4CINC1 4REC- ACNOC6 4RING 4REC- ACNOC6 4RING 4REC- ACNOC6 4CINC1 4REC- ACNOC6 4CINC1 4RING 4REC- ACNOC3 4GINE+ 4RSND 4AO6JK 4CINOZ 4GINC- ABFIX 4CS+ DIALST 4LO4 4CINOZ 4GINC- ABFIX 4CS+ ACNOC2 4BFIX 4SCR 4XFI- 4REC- 4GNOC2 4GINC2 4BFIX 4SCR 4XFI- 4REC- 4GNOC3 4BFIX 4SCR 4XFI- 4REC- 4GNOC2 4BFIX 4SCR 4XFI- 4RSND 4AO6ST 4AO6ST 4STRCY 4CELAY 4RSI 4ARI 4BRI 4BRI
E- 45HIFT 45R31- 48D+ 42EK5R + 45R01+ 45R01+ 45R01+ 45R01- 45R01- 45R01- 48HIFT 45R01- 48H 5R 8HB32 48B	4 4 4	4 4 5 5 5 5 5 5 5 5 5 5 5 5 5 5 5 5 5 5	456 EF+ 4 REC- 46 NO C 6 46 NO C 7 NO C 7 NO C 6 46 NO C 7 NO C 7 NO C 7 NO C 1 NO C 7 NO C 1 NO C 7 NO C 1 NO C 7 NO C 7 NO C 7 NO C 1 NO C 7 NO C	4GNDC4 45RCK 45RCK 41REF 44REC- 45RCK 46LNE1 4REC- 46LT1 40TND2 46LT1 40TND2 46LT1 40TND2 46LT1 40TND2 41REC- 40CA 46LT1 48EC- 48F1X 41F40 48F1X 41F40 48F1X 48FX 48FX 48FX 48FX 48FX 48FX 48FX 48F	4RD+ 4SRCK 45EBF+ 4REC- 4KEC+ 4KEC+ 4SRCK 4CINC1 4REC- 4CRC 4CINC1 4REC- 4CRC 4CINC1 4REC- 4CRC 4CINC1 4REC- 4CRC 4CINC2 4RD- 4CRC 4CINC2 4RD- 4CRC 4CINC3 4REC- 4GROSA 4LINE- 4LOA 4CINC2 4BFIX 4GROSA 4REC- 4BFIX 4RC- 4RC- 4RC- 4RC- 4RC- 4RC- 4RC- 4RC-	## ## ## ## ## ## ## ## ## ## ## ## ##
E- 45HIFT 45R31- 48D+ 45EK5R + 45R05R 45R71- 45R77- 45R77- 45R77- 48R77- 45HIFT 45R72- 48H5R 8MB32- 4MB5R 8MB3- 4MB5R 8MB3- 4MB3-	* * * *	4 4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	456 2F + 4REC- 461 RD1 4REC- 461 RD1 4REC- 461 RD1 4REC- 461 REC- 461 REC- 461 REC- 461 REC- 461 REC- 461 REC- 461 REC- 461 REC- 461 REC- 486 R	45RCK 45EEF 4REC- 45RCK 45IEF 4REC- 45RCK 45IND1 4RGSO+ 45LT1 40TND2 46LT1 40TND2 46LT1 4REC- 4004 4LINE- 4104 4CLT1 4104 4114 4104 4CLT1 4104 4114 41	4RD+ 4SRCK 4SEBF+ 4REC- 4REC+ 4REC+ 4SRCK 4GING1 4REC- 4CRG1 4GING2 4RC- 4GL11 4GING2 4RC- 4GL01 4GING2 4RC- 4GN034 4LINE- 4L04 4GING2 4REC- 4BFIX 4SCHB 4XFI- 4REC- 4RFIX 4REC- 4RFIX 4RC- 4RGSI 4ARSI 4BRI 4BRI 4BRI 4BRI 4BRI 4BRI 4BRI 4BR	46ND02 4RD+ 45RCK 45EBF+ 4REC- 4RINGB 4REC+ 4SRCK 46IND1 4RGSO+ 4RING 4RD- 4RING 4RD- 4GNIO2 40LS1+ 4GNIO2 40LS1+ 4GRING 4RC- 4GNIO2 40LS1+ 4GRING 4RC- 4GNIO3 4GLI 4REC- 4AGII 4AGI
4 SR 151 4 SR 21 4 4 SE K SR 4 4 SE K SR 11 4 5 SR 21 4 5 SR 22 4		40051K 40051K 40051K 40051K 40051K 40051 40051	4 LINCI 4 REC- 60006 4 CLT1 4 CTND2 4 CLT1 4 REC- 60006 4 CLT1 4 REC- 60004 4 LINE- 48 SND 4606JK 4 CTN 02 48 FIX 4 CTN 02 48 FIX 4 CTN 02 48 FIX 4 REC- 48 SND 4606JK 4 REC- 48 SND 48 GEC- 48 FIX 4 REC- 48 SND 48 GEC- 48 FIX 4 REC- 48 SND 48 GEC- 48 FIX 4 RESI 48 SLD 48 REC- 48 GEC- 48 FIX 4 RESI 48 SLD 48 REC- 48 GEC- 48 GE	458CK 4CINCI 4REC- 1CNOTC6 4CLT1 4REC- 1CNOTC6 4CLT1 4REC- 4AOLAK 4CINCI 4REC- 4AOLAK 4CINCI 4REC- 4AOLAK 4CINCI 4REC- 4AOLAK 4CINCI 4REC- 4AOLAK 4SCR 4XFIC- 4AOLAK 4RSI 4RRI 4RSI 4RRI	48 F IX 4 5 C K 4 C IX	# INGS * NEC+
# 4 ZRUSR 45R01+ 4 SR70+ 4 SR00+ 4 SR70+ 4 SR00+ 4 SR70+ 4 SR00+ 4 SR10- 4 MB SR 4 MB SR 8 MB 72 8 MB 73 8 MB 72 8 MB 73		4406JK 4406JK 48F1X 41FHO+ 4RFC- 4406ST 4406ST 4406ST	4CLT1 4CTND2 4CLT1 4REC- 4A06JK 4LINE- 4RSND 4A06JK 4CTN 02 4BF1X 4CLT1 4BF1X 4CLT1 4RFC- 4A06ST 4RSNO 4A06ST 4RS1 4A81	4CLT1 4GTND2 4CLT1 4REC- 4A06JK 4GNOJ4 4LINE- 4RSND 4A06JK 4L04 4CTNO2 4BF1X 4L04 4CLT1 4RF1X 4L04 4CLT1 4RF1X 4L04 4CLT1 4RFC- 4A06ST 4RS1 4R81 4AR1	4RD- 4RD- 4CLT1 4REC- 4CLT1 4REC- 4CLT1 4REC- 4CLO2 4D164CLT1 4CLO2 4D1A- 4CLO2 4BF1X 4BF1X 4CLT1 4REC- 4BF1X 4SCRB 4XP1- 4REC- 4BF1X 4SCRB 4XP1- 4REC- 4ACCST 4REC- 4ACCST 4REC- 4ACCST 4REC- 4ACCST 4REC- 4ACCST 4REC-	4RING 4RD- 4CLT1 4REC- 4AC6JR 4RING 4RB- 4CLT1 4REC- 4AC6JR 4CRING 4GLS1+ 4CROO2 4GLS1+ 4CROO3 4GLS1+ 4CROO3 4GLS1+ 4CROO3 4GLS1+ 4CROO3 4GLS1+ 4CROO3 4GLS1+ 4CROO3 4GLS1+ 4GROO3 4GLS1+ 4GROO3 4GRS1 4AG6S1
## 4 SR 701+ # 4 SR 701+ # 4 SR 701- # 4 SR 701- # 4 SR 101- # 5 SR 101- # 5 SR 101- # 5 SR 101- # 5 SR 101- # 6 S		44061K 4861X 41640+ 4866- 48065T 48065T	4CLT1 4REC- 4A75JK 4LTKE- 4RSND 4406JK 4CTA02 4BF1X 4CTA02 4BF1X 4CTT1 4RFG- 4XF1- 4A05ST 4RSLD 4A81 4RSL 4AR1	4CLT1 4REC- 4A05JK 4GNOJ4 4LINE- 4RSND 4405JK 4L04 4CLN02 4BFIX 4L04 4CLT1 4BFIX 4L04 4CLT1 4BFIX 4R54 4XPT- 4A05ST 4R51 4R51 4A05ST	4RD- 4CLT1 4REC- 4A76JK 40LS1+ 4PRND 4LINE- 4RSND 4A06JK 4L04 4CTNO2 4BF1X 4L04 4CLT1 4BF1X 4BF1X 4SCHB 4XP1- 4REC- 4BF1X 4SCHB 4XP1- 4REC- 4REC- 4A76JK 4BF1X 4A6LT1 4AFEC- 4A76ST 4A06ST 4A76ST 4A81 4A81	4RING 4RD- 4CLII 4REC- 4ACADA 4CRODA 4LINE- 4CSBB 4L04 4CINE- 4CELAY 4CSBB 4L04 4CINE- 4BFIX 4CS+ 4CNDG 4BFIX 4SCRB 4XPI- 4SRDB 4XPI- 4SRDB 4XPI- 4SRDB 4XPI- 4SRDB 4XPI- 4REC- 4ACASI 4
### ### ##############################		4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4	4PTEF+ 4RSND 4A05JK 4LINE- 4BF1X 4CL11 4REC- 4XP1- 4A06ST 4RSI 4A06ST 4RS1 4A06ST	40004 4LINE- 4L04 4CLT1 4L04 4CLT1 4L04 4CLT1 4SCRB 4XPT- 4SCRB 4XPT- 4REC- 4REC- 4REC- 4REC- 4REC- 4REC- 4REC- 4ROST 4ROST 4ROST 4ROST	40LSI+ 4PTEF+ 4RSND 400.4K 4CN04 4CLN02 4DF1X 4CL11 4FFH0+ 4BF1X 4SCHB 4XPI- 4REC- 4RF1X 4SCHB 4XPI- 4AP6ST 4RSNO 4A96ST 4RSN 4A81	4GNDOZ 4GLSI+ 4GNDO4 4LINE- 4CSDB 4CSDB 4CO4 4CTNO2 4CS+ 4CS+ 4CS+ 4CS+ 4CS+ 4CBOZ 4BFIX 4SCRB 4XFI- 4SRDB 4SRDB 4SRDB 4SRDY 4SROY 4RSI 46RI 46RI
4 SR 50 + 4 SR 00 + 4 SR 10 + 4 SR 02 + 4 RB 5R 10 + 4 SR 10 + 4 S	•	•	4CINE- 4CINO2 4BFIX 4CIII 4IFMO+ 4 4XFI- 4XFI- 4XFI- 4XFI- 4ASI 4A06SI 4ASI 4ARI 4BSI 4ARI	4GNOJ4 4LINE— 4GNOJ4 4GTNOZ 4BFIX 4LO4 4GLVI 4REG— 4SCRB 4XFIX— 4XFEG— 4REG— 4REG— 4REG— 4ROST 4ROST 4RSI 4BRI 4RRI	40004 4106- 4104 4611 415404 4 4851x 4564 4x11- 486- 4851x 4564 4x11- 486	#CSDB #CNO34 #LINE—#FIX #CS+# #LO4 #CLTT #IF#O+ #FEC- #CS+ #CS+ #CLTT #REC- #CNOG2 #BFIX #SCHB #XPFC- #SROB #XFEC- #SROB #XFEC+ ##O&ST #STKLY #CELAY #RSI #STKLY #CELAY #RSI #STROY #GRIA #RSI
4 SH IFT 4 SRP2+ 4 RB- 4 SRP2+ 4 RB- 4 SRP2- 4 MB-70 4 SRP1- 6 MB-70 4 SRP1- 4 SRP1- 4 SRP1- 4 SRP1- 4 SRP1- 4 SRP1- 4 SRP1- 4 SRP1- 4 SRP1- 4 SRP1- 8 D 9 B 1 9 B	•	•	41F10+ 4 4REC- 4A06ST 4A06ST 4A06ST	4104 4CLTI 41FH0+ 4 4SCRB 4XFTE- 4XTEG+ 4AP6ST 4RSNO 4A06ST 4RSNO 4A06ST 4RS1 4BRI	07ALST 4154 4CLTI 41FMO+ 4 48FIX 45CH8 4XPT- 4A06ST 475KG 4XPT- 4A06ST 475KG 4A06ST	4C5+ 07ALST 4L54 4CLTT 4TFM0+ 4 4C5+ 4CNDG2 4BFTX 4SCHB 4XPT- 4A06ST 4A0
45H FT 45R02- 4RD- 4RD- 45R02- 48R02- 8M40- 45R01- 48R01- 488R- 48	•	•	4866-44681 480681 48081	4 SCR6 4 XP1- 4 SCR6 4 XP1- 4 A T F G - 4 A O 6 ST 4 R S I 4 R S I 4 R S I 4 R S I 4 R S I	48FIX 45CH8 4XFI- 48FIX 45CH8 4XFI- 48FIX 4AFSI 46ELAY 4AFSI 46RI 46RI	48FIX 45CR8 4XFI- 48FIX 45CR8 4XFI- 47FEC-
4 KDT 4 KSC2+ 4 KSC2+ 4 KSC2+ 4 KSC2+ 4 KSC1-		4A06ST 4A06ST 4AR1	; ;	4 SCRB 4 XP1- 4 X I FC+ 4 R S N 4 R S I 4 R S I	48FIX 45CHB 4XFIT- 4XTFC+ 4F5NO 4F5NO 4F51 4R51	48FIX 45CR8 4XFIT- 4XIFC+ 4FSN0 4CELAY 4FS1 4RS1
4 M S M 4 M 8 M 8 M 8 M 8 M 8 M 8 M 8 M 8 M 8		4A06ST 4A06ST 4BR1	; 	4 X 1 E C C C C C C C C C C C C C C C C C C	4000 4000 4000 4000 4000 4000 4000 400	4 KFG+4 4 KS1 4 KS1 4 KS1 4 KS1 4 KS1
BMB10 45R711-4 4 48R711-4 4 488SR 4 4 48SR 4 6 10 8 10 8 10 8 10 8 10 8 10 8 10		4 A06ST	; 	485NO 4851 4851 4851	485NO 4851 4851 4851	46ELAY 4851 4851 4851
4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4		4 4 4 5 5 5 5 5 5 5 5 5 5 5 5 5 5 5 5 5		4 # 51 4 # 51 4 # 51	40ELAY 4851 4851	40ELAY 4851 4R51
H 195 B 10 R 6 12 R 6 02 R		4681	4	7 II N Z Y	4881	The state of the s
B39 B13			•	•		in the control of the
672 R602 H						And the state of t
B39 B10 R672 R602 H	1	A distance	The same of the sa	Address of the second s	And desired to the state of the	
R672 R602 H	à	10E 90E	F 0 F	5 806 BC7	ECS 306 807	804 ECS 306 807
HOTZ HOUZ H						
	×	7.5 KG(2 KG	Z KCCZ KG	1 K2"2 KGC2 KG	TOT MOLI NEW KELL NE	WOULD WOULD WATER MACK MA
•						
	•	•		05	OF OND IT	OF OND IT
Terre	•	LOC PULEDS	•	4 かりととつか	# 511257 51117 4164 11105	4 FULLUS 21114 VICE 1
	45534				1934	1934
-	- 0		4PECL R	4PECL R	SCK 4CETO 4PMCLR	4SCTB 4SCK 4CETO 4PMCLR
N 4CLUCK		4CL GCK		4CL GCK	4CL GCK	4REC- 4CLGCK
4ERZR +SANC- 4RSAN+	4E	401 SV-	401 SV-	401 SV-	401 SV-	401 SV-
	47	4ZERSR	4SRCK 4ZERSR	4SRCK 4ZERSR	4t37 4SRCK 42ERSR	4t37 4SRCK 42ERSR
ABCID		470054	AL 37 AUECE - AZBONE	AUECE AZBOSE	ALMONA AL 37 AUEFFE A 2005A	AL 37 AUECE - AZBONE
	•		T LOOKE BOOK STORY	T COURT BOOK TO TO THE COURT OF	T SOCIAL MONEY CONTRACTOR OF C	T STORET STATE STATE OF STATE
	,	ATT COLETT	* ^^1	# CEAUTH CEAUTH	# CEAUTH CEAUTH	# CCALC# 157# 057#
4START					4137	4137
L 70 NO Y		4STCK	•			7 - 2 - 3
•		9	7 0 13707	7 0 10 10 7 6 8 8 7 7 6 8 7 9 7	TO SOLOT REAL PROPERTY OF THE PARTY OF THE P	A CONTRACT A CROSS AND
			THEFT TYPE	TOUR TOURS TARGET TYPE	TO TOUR TOLEN THECK THE	TO TOUR TOLEN THECK THE
LOCK 4BRKON 4SYNC	Ţ	4 SRCK	4XMI- 4SRCK	4CET 4XMI- 4SRCK	4XMI- 4SRCK	C3 4CET 4XMI- 45RCK
4ESFT 4EXMT	4	4RFC-	4XMT+ 4RFC-	4XMT+ 4RFC-	4XMT+ 4RFC-	4XMT+ 4RFC-
ARASA AFRD	1	ACI 00'K	ASTOR ACTOR	ASTOR ACTOR	ASTOR ACTOR	ASTOR ACTOR
	7	4000	,	COOLS COOLS	יייי ארוכני	יייי ארוכני
	-	A TILL	- ZIEY		4V-8C3	C3

TABLE II-20.

~		< ⊕ ∪																* I made to make the same	2		-									- Chillian			^ -		
A32																			83						bidan-sidilianes					- magazini					
A31	11118		4ADRO8	BK SL 4		CIADOB	1	*ACK 33	BK SE+	0000	DIADOS		PACKED	DESC	010410	210410		-	831	R2C5			4LDAUX	4CFR2-	4PMCLR	46 60 34	BACC9	BACOS		41 DAUX	4CFR3+	4CFR3-	80244	80048	2
A 30	R123				4ENAX+	EACOR	EACO9	+CFRI+	4CF80+	4ERAX+		1126	10000	DE CONTRACTOR	10000	1047	מונור		930	R205			4LDAUX	4CFR 2-	4PMCLR	AC SD CA	BACII	BAC11		4FDAUX	♦CFR1+	4CFR:-	0.000	01040	1
429	4554				SCAN2+	SCAN2-	SCANS	SCAN 3-	4SCANI	SCANZ	ASCARS	A PUNCE	* ACKCY	1 4700					628	R205		4GND61	4FR1+		4FRZE	4CFR2-	46ND61	4GND61	4LCFR	4FR2+	4FR2+		4CFK3-		
A28	R123		1		4ENBL+	EAC 06	EACO 7	4STRDY	4TMRO	SENSE +	EACOB	E AC 34	SALA	ACARD!	SACROL.	CACLO	E A C 1 1		H28	R205	The state of the s	46ND60			4FRZE	4CFRC-	4FF40	4EFRO	4LDFR	4FR0+	4FR1+		ACTRI-	454040	2000
A2.7	R123		4SRSV+	40LST+	4 ENBL+	EACOD	EACO1	+		4ENBL+			+XTK+	*CL 30*	1000	EACO.	EACHS	ř	427	R602	È i	4GND59	4JMP59			4 SVC-	4FRZF	4 PUCLR	4 JMP59		4 IF MO-	-	40H-114	APCTOT	
A26	R275		4BRKDN	4R05C-	4PMC1R	4R51	4 ROSD+	+ XIX	4XLXC+		ALNOTA	•	-DELX4	40000	1000	dat.		ı	926	8643			1004	4ENBL-	4 INVMK		47RDSR	4XTRO+	41.0FR		4MBSR	10P4	4ENAX-		
A25	R205		4STCK		4PMCLR		4CL SD+	4CS-	4CS+		YANN TO	+ ANKAN	- ASKSA	SECONO.		BAC	4 CT 1 CT	1	828	8111			4SCAM1	4 SCANZ	481.00	4FABL -	4 SC AN	4 SC AN 2	4AXKD	4ENAX-	4ENAX-	4RD+	4PATY-	40403	4
A24	8 2C8		4 INVWK		4PMCLP.	4PAR 1	4 PAR +	EAC02	EACO2	4 CLCCK	A INVEK	4CL51+		* SKO	1000	15743	*CHR GN		F 24	すしじゅ			CIMUI	4 eLNC	4BLCCK	SELNE CTEL	44×ND	4BLOCK	4 A KNC	4RFC+	4 PAR NO	40A+	4PARNO		
A23	R205		4 INVPK		4PWCLR		4EBPC+	BACTO	BACAS		A LAVAR	4 I FK C+		1	4000	BACIT			823	R121	¥				-	AADAC	# 12 A	4BRKON	BKSL4	HUKEAK	BTIC	4PAR I	4RD-	4504	100
A22	R251	GAD19 4GND2C		4START	4GND2C			4PACLR		4 S VC-	4KSTK1	4REC-			***				822	K121			4622	4RC+	4015Y+	4EP2	THE T	4EP2	4RC+	4RFC+	+04+14	4ESRSV	4XMT+	102014	
124	8261	519994 518		4ACAC	46AC15			4PICLR					41FPE-	THE STATE OF					1 7 2	1218	:					4ENZE		4EXPT	4 JFPC+	4XTRC+	4XPI+	4RECE-	44056	40404	
AZC	R201		-	4 INVAK	BACC7	4REC-	4XMT+	4 THCLR	41FF0+	41770-		4 INVER	EACO7	*CLC*	40134	LX	♣REC+		#2C	R111	sidered eligradus managements		4 MC SD+	4CLSD+	- 1	- STATE	45834	4FRC+	4CYND	-A37	*CY=		4 1FMD+	70507	****
A15	R123		45R76+		BK SL 4	DABTCA		1						42K114	HESE	DABL	DA6711		614	PCCI	de armonyment win skieldemprijte		4T MRID4		- 1	AXMINO				- 1			4CYRC		
418	R123		4 SROC+	4SRC1+	SKSL4			i		BK 51.4	DABTEZ	DABTOS		1	SKAL 4	CIPYO	DABTOS		919	RCCZ	and distribution such decreases when		4BLCCK	SCANC	- 1		1 4			4 SAZAD	4 SCANI				#SCAR
A17	R2C2		4FR3+	4D Y-		4L INE-	4L INE+	4CLUCK	4L INE+	4FR2E	4FX3+	4PATY-		4 P 18 F +		4F R 3+	49 & T Y +	Market Additional major and P	817	8111	essentation of the state of the		4SKS4	4R SYN+	45NIND	SCASVC	4×2054	+ LWX 5	4SRZAU	SCNSYC			4SCAN3		PERE
		≪ 60 ∪	0	w	u.	I	7	×	ب	T	Z	a .	a •	v,	- :	>	>				4	ں ھ	0	14	ı	I.	2	٠.	Ŧ	Z	٥	œ	s.	- :	> :

TABLE II-21.

O

Branchestry

Singan day

Harmon d

Briodephage Cont.

discussion of the second

Townson or the second

diam's

Albina interna

Excessionally,

An and Miles of the

PDP-8/201A LINE ADAPTOR INTERFACE
FOR UST WITH A
PDP-8 WITHOUT USING THE DATA-BREAK FACILITY

1-11-65-2074P-

Dappised, Th

THE STREET

Appel Manny

1. Harpestoda

4depoint grade

Maps made

TABLE OF CONTENTS

	Page
Pseudo Data-Break Control	I I I - 2
Control Gating	III-2
BUF Register	I I I - 2
BUF Gating	I I I - 2
SDR Register	III-7
Device Select Code	III-7
Device Selection Gating	III-7
Interrupt Control	III-11
Extended Accumulator Control	III-11
Accumulator Input Gating	III-11
Extended Accumulator Buffers	III-11
Miscellaneous Circuits	III-16
Cable Layout.	III-16
Module Utilization	.II-16

LIST OF DIAGRAMS

Diagram		Page
I I I - 1	Pseudo Data-Break Control	III-3
III-2	Control Gating	I I I - 4
I I I - 3	BUF Register	111-5
I I I - 4	BUF Gating	III-6
III-5	SDR Register	III-8
III-6	Device Select Code	III-9
III-7	Device Belection Gating	I ï I - 10
III-8	Interrupt Control	III-12
I I I - 9	Extended Accumulator Contiol	III-13
III-10	Accumulator Input Gating	III-14
III-11	Extended Accumulator Buffers	III-15
III-12	Miscellaneous Circuits	III-17
111-13	Cable Lavout	111-18

LIST OF TABLES

Table		Page
III-1	Buffered Accumulator Outputs	III-19
I I I - 2	Accumulator Inputs	III-20
111-3	Timing Control Signals	III-21
III-4	Programmed Input/Output Control	III-22
III-5	Panel 1 - Common Section (without Data-Break)	III-23
III-6	Panel 1 - Common Section (without Data-Break)	III-24
III-7	Panel 2 - Port O/Line Adaptor # (without Data-Break)	I I I - 25
I I I - 8	Panel 2 - Port)/Line Adaptor # (without Data-Break)	III-26

III-vii

PDP-8/201A LINE ADAPTOR INTERFACE FOR USE WITH A PDP-8 WITHOUT USING THE DATA-BREAK FACILITY

The only difference between this version of the 201A communication adaptor and the basic 201A communication adaptor presented in Appendix I is that it uses a character buffs internal to the 201A line adaptor interface instead of using the du. break facility and PDP-8 core buffers. This necessitates the addition of control circuitry to transfer characters between the SDR register and this internal buffer (BUF) and additional micro-instructions to read, write, and clear BUF. The additional device ode for the set of IOTs is taken to be the fourth in the set used by 201A communication adaptor (see Programming and Control Considerations).

This set of IOTs is defined as follows:

Read Character Bu fer (6XXI)

This micro-instruction causes the contents of the 201A line adaptor character buffer to be logically ORed to the accumulator.

Clear Character Buffer (6XX2)

This micro-instruction causes the 201A line adaptor character buffer to be cleared.

Write Character Bulfer (6XX4)

This micro-instruction causes the contents of the PDP-8 accumulator to be loaded into the 201A line adaptor character buffer (BUF).

In order to use the same basic 201A line adaptor, the data break control signals were simulated, except that the transfer is to and from BUF instead or core. The remainder of the Appendix presents the detailed logic circuits with a brief description of their function.

Pseudo Data-Break Control (Diagram III-1)

Through the #BKRQ flip-flop, the line adaptor initiates the transfer to or from the SDR register from or to the BUF register. When #BKRQ is set, the direction of transfer is specified by the DICTL signal. The #BKRQ flip-flop is cleared by the first BTl pulse after it is set. The next BTl pulse is used to generate the #BRKDN signal which causes the reading or strobing of the BUF register. The #BRKQ flip-flop is set each time the frame counter overflows while in the text state and when the line adaptor first enters the transmit state to fetch the first character to be transmitted. All of the logic in Diagram III-l is in Bay 2 of the interface.

Control Gating (Diagram III-2)

The PDP-8's address-accepted signal is simulated by the ADRAC flip-flop, and the buffered-break signal is effected by the BBRK flip-flop. The sequencing through the states effected by BBRK and ADRAC is accomplished by the BT1, and BT2 pulses. The BUF register is cleared by a PDP-8 power clear signal, an explicit IOT, and by the interface before it loads the SDR register into it. The signal used to load the SDR register into BUF is READ, while LOAD is generated by the IOT used to write or load BUF from the PDP-8 accumulator.

BUF Register (Diagram III-3)

Diagram III-3 shows the internal buffer register.

BUF Gating (Diagram III-4)

Diagram III-4 shows the drivers and control gating necessary to load the BUF register into the PDP-8 accumulator.

0

-

Compension of

Santa Professional

10.214100011111

Chapman

til determine

Histopassili,

Historyander?




Diagram III-1. PSEUDO DATA BREAK CONTROL

:




Diagram III-2. CONFROL GATING

0

0

0

Townson of

IJ

IJ

T Second

and the second

Liquidetti ingg

1




Diagram III-3. BUF REGISTER




Diagram III-4. BUF GATING

J

B

Û

U

SDR Register (Diagram III-5)

Diagram III-5 is a revision of Diagram 1, described in the report, to reflect the loading of the SDR register from BUF instead from the buffered memory buffer.

Device Select Code (Diagram III-6)

The device select code is a two octal digit number which selects an external device during an input/output operation. The device code appears in positions 3 through 8 of the memory buffer during an IOT instruction, alerting the external device when it is being selected.

This version of the 201A L.A. has associated with it four separate device codes as discussed above. In order to specify the four devices it is sufficient, because of the aforementioned requirements, to define only a four-bit number which appears in positions 3-6 of the M.B. during an IOT instruction. This number must also be realized in the hardware, and this is accomplished via an R002 diode module.

Thus to specify the desired set of devices codes the appropriate diodes are removed. For example, using the set 40,41,42,43, as before, the diodes connected to pins E, H, L, and P must be removed.

The remainder of Diagram III-6 shows the gating necessary to obtain the signals to identify each of the devices.

Device Selection Gating (Diagram III-7)

The gates shown in Diagram III-7 are located in Bay 2 and provide the signals to differentiate between Control Word 1 and Control Word 2 operation.




Diagram III-5. SDR REGISTER

Û

ij

al' papelina

Characteristics.

kipperstria sym

SHIP THE STREET


E.Broketti

Photogrammer of


dipositions and a

Witnesses 12

Appetitions of



Diagrum III-6. DEVICE SELECT CODE






Diagram III-7. DEVICE SELECTION GATING

1

0

Ü

Ü

Interrupt Control (Diagram III-8)

Every time a character is transferred between the 201A L.A. and the BUF register, a character service flag (#SRSV) is set, as described before.

This flag in turn sets the appropriate flag, transmit (XINT) or receive (RINT), which causes an interrupt request. If interrupts are enabled in the PDP-8, a program interrupt is generated. Via the appropriate IOT micro-instruction, the program can identify the device causing the atterrupt. The SKIP signal will be generated and a program skip forced if this IOT is executed. It is the program's esponsibility to clear the interrupt after it is identified, and the remainder of the gates allow for this.

Extended Accumulator Cortrol (Diagram III-9)

In order to provide the IOT structure described under Programming and Control Considerations, the extended accumulation (EAC) buss was implemented. The full power of the EAC is not realized until there are multiple devices using the buss, since it provides the mechansim for multiple inputs to the PDP-8 AC. Diagram III-9 shows the gating necessary to generate the SKIP signal on a skip under mask IOT.

Accumulator Input Gating (Diagram III-10)

Diagram III-10 shows the buffers which gate the EAC buss onto the AC buss. For other devices to use the EAC buss, they need provide only the appropriate input to the ENBL gate and the gates for the EAC buss.

Extended Accumulator Buffers (Diagram III-11)

Diagram III-11 shows a set of buffers necessary to accomplish the inversion to gate the EAC onto the AC. The clamped loads for the EAC buss are also indicated.




Diagram III-8. INTERRUPT CONTROL

I

0

Ū

U

IJ

U

iligorium

THE STATE OF

H10-100




Diagram III-9. EXTENDED ACCUMULATOR CONTROL




Diagram III-10. ACCUMULATOR INPUT GATING

0

0

A THE STREET

Equation and

The state of the s

Mirmanical

Diffesion

Lippetreenthico

i interdibition

Parameter Parame

Hammen

1111000011-01111

Винения

eli indista

Musesparia

48116135486

This series

Presentific

The state of




Diagram III.-11. EXTENDED ACCUMULATOR BUFFERS

Miscellaneous Circuits (Diagram III-12)


Diagram III-12 is best described as the left-over circuits without a logical home.

Cable Layout (Diagram III-13)

The input/output cables for this version of the 201A line adaptor are shown in Diagram III-13. The correspondence between signal names, module positions, and pin connections for the 201A line adaptor and the PDP-8 are given in Tables III-1 through III-4.

Module Utilization (Tables III-5 through III-8)

Tables III-5 through III-8 give the module utilization for this version of the 201A line adaptor. In addition to the module utilization, a complete signal name map is also shown (Tables III-5 through III-8).



MANAGEMENT.

- SHERE SAME

3 1951+0⁴⁵⁰⁴ Files

(agarrestrone)

Angel Linds

Diagram III-12. MISCELLANEOUS CIRCUITS

÷

1																
90	00	2	3	4	2	96	8	90	6	0	_	۵.	ΕQ			
	AC (AC 02	AC03	AC04	AC 05	AC 06 AC 07	AC 08		AC09	c_1	AC11	KIP	INTREQ	1	1 1	
0.5		_		_	_			0.5	*	⋖	∢	S	Z			
			-				-									
0.4	010	2	3-	53	4-	5-	2	0.4	-9(90	7-	2	8-	∞	00	_
	BMB00 BMB01	BMB02	BMB03	BMB03	BMB04	BMB04 BMB05	BMB05		BMB06	BMB (BMB07-	вмво7	BMB08	BMB08	BM309 BM810	BY7.1
03	ã ã	æ	8	ã	ã	a a	ã	0.5	æ	<u> </u>	<u>~</u>	ã	8	8	M M	â
0.2	0 =	~	150	₹	S	9 7	00	02	σ,	10	_			ı,		۵
0	000	BAC 02	BAC 03	BAC04	BAC 05	BAC06 BAC07	BACC8		600	$\mathbf{c}_{\mathbf{l}}$	BAC11	I 0 P 1	0 P 2	0P4C	BT1C BT2A	RPCLRC
01	BAC 00 BAC 01	BA	BA	BA	BA	BA BA	BA	01	BAC	BAC	BA	10	10	10	BT BT	8
						ستحصيه										
	O H U	L II -	, ¥ -	1 Z	20.0	κω⊢:	o >		0	п п	. = -	, × -	Z 2		K OF:	> >
							_	1 1								
								1 1								

Diagram III-13. CABLE LAYOUT

The state of the s

U

A STATE OF THE STA

. A

. B

TABLE III-1

BUFFERED ACCUMULATOR OUTPUTS

2014	LINE ADAF	TOR		PDP-8	
INTERFICE CONNECTION	SIGNAL NAME	LOGIC SYMBOL	LOGIC SYMBOL	SIGNAL NAME	INTERFACE CONNECTION
A01D, A02D	BACOO			BACO	ME34D
A01E, A02E	BAC01			BAC1	ME34E
A01H, A02H	BAC02			BAC2	ME34H
A01K, A02K	BAC03			BAC3	ME34K
A01M, A02M	BAC04			BAC4	ME34M
A01P, A02P	BAC05			BAC5	ME34P
A015, A025	BAC06			BAC6	ME34S
A01T, A02T	BAC07			BAC7	ME34T
A01V, A02V	BAC08			BAC8	ME34V
B01D, B02D	BAC09			BAC9	MF34D
B01E, B02E	BAC10		>	BAC10	MF34E
В01Н, В02Н	BAC11			BAC11	MF34H

TABLE III-2

ACCUMULATOR INPUTS

201/	LINE ADAF	PTOP	·	PDP-8	
INTERFACE CONNECTION	SIGNAL NAME	LOGIC SYMBOL	LOGIC SYMBOL	SIGNAL NAME	INTERFACE CONNECTION
A05D, A06D A05E, A06E A05H, A06H A05K, A06K A05M, A06M A05P, A06P A05S, A06S A05T, A06T AC5V, A06V B05D, B06D B05E, B06E B05H, B06H	AC00 AC01 AC02 AC03 AC04 AC05 AC06 AC07 AC08 AC09 AC10			ACO AC1 AC2 AC3 AC4 AC5 AC6 AC7 AC8 AC9 AC10	PE2D PE2E PE2H FE2K PE2M PE2P PE2S PE2T PE2V PF2D PF2E

*Note: Collector of Grounded-Emitter Transistcr

TABLE III-3

TIMING CONTROL SIGNALS

201A	LINE ADAP	TOR		PDP - 8	
INTERFACE CONNECTION	SIGNAL NAME	LOGIC SYMBOL	LOGIC SYMBOL	SIGNAL NAME	INTERFACE CONNECTION
B01S, B02S B01T, B02T B01V, B02V	BT1C BT2A BPCLRC			BT1 BT2A B POWER CLEAR	MF34S MF34T MF34V

TABLE III-4
PROGRAMMED INPUT/OUTPUT CONTROL

201A	LINE ADAP	TOR		PDP-8	
INTERFACE CONNECTION	SIGNAL NAME	LOGIC SYMBOL	LOGIC SYMBOL	SIGNAL NAME	1.TERFACE CONNECTION
B0511, B06M B05K, B06K	INTREQ SKIP	*1 *1 >	*1 *1	INTERRUPT REQUEST SXIP	PF2M PF2K
B01K, B02K	IOP1		>	IOP1	MF34K
B01M, B02M	10P2			IOP2	MF34M
B01P, B02?	IOP4C			IOP4	MF34P

*Note: Collector of Grounded-Emitter Transistor.

104	2	1000 Miles and man of the party	THE PERSON NAMED IN COLUMN TWO IS NOT THE OWNER.										page description and spage			-
12CM	1 20 #	M021	M021	NO 21	M021					4111	#107	#005	4107	1414	R 10 7	
											CAOA 1 2			CAPAIS		< # L
BACOB	8AC03	64833	9 MB00	AC 00	AC30					XINT+	BK St. 0	84853	BACO3-	TSTSKP	E AC 50-	م ر
84001	5A001	10919	102 10	V C01	AC) 1						GNDA 12 BPCLR	BMB03 SELND	BAC00 3A:01-	EAC00-	EACOS -	W W
BAC02	BACOS	8 MB 3 2	BM802	AC 35	AC 22					INTREO	BPCLAC	BM834-	BACOI	8AC01-	EACOL	T.
BACD3	8 AC 03	8M833~	8MB0 3-	AC 0 3	AC 03					RI MT+	100	SELVO	BACOZ	BACO 2-	EAC 02-	'
40748	PAFDA	C C S S S S S S S S S S S S S S S S S S		40.5	4074						LDAC	B4835-	BACOS	EACOZ	EACO3-	<u>ا</u> ا
,		Coano	0100	<u>ا</u>	2					INTRED	CTAD	SELEC	SACOS.	FACON	FACOS-	C Z
AC05	8AC38	B M504-	3 MB 04-	VC 05	AC35						DEVSLO	-96	94004	BAC 04-	EAC94	•
	•		•	4	į					1001	CTWDI	84835	34:05-	EAC D4	E AC 35 -	«
SACOS SACOS	BACOS RACOS	BA 204		AC06	AC06					E MB L	OF VSL 1	SELVO	BACOS SEL DE	SACON-	EACO5	~
			3							1040+	DEVS: 2		36,04	CALCO	SEL DV	- =
BACOR	BACOR	5 46 0 5	BM805	ACOB	AC38					LDAC+			SELNO	GNDA15		>
901	209	603	#0 #	8 0 8	976	70 a	80	608	613	118	812	813	119	815	8 16	
12CM	12CM	M021	M 02 1	1204	W0 2 1		,			1111	R 30 I	R111	R107	R1 41	R.107	
0	9 AC 09	- 400 M	900	AC39	AC39		•			70	475151	1002	AACO8-	GMDB 15	FACA	∢ €∪€
84C10	BAC 10	3 MB06	-	AC10	AC 10					84808	SKIPI	ENBL	BAC06	_	EAC36	.
BAC1 1	BACII	-1C8H8	8 MB 0 7-	AC11	AC1 1					DEVSLO	SKIPS	SKIP	3A:07-	EACO6	EACO7-	L I
										DEVSLO			BAC DB-		EACO4-	7
140	100	/ 00 Kg	20249	SKIP	SKIP					7007	SKIP3	* L W L X	5.AC08	BACOR	EACOB	¥ -
392	1002	8MB 08-	BMB08-	INTREG INTREG	INTREO					OE VND 1	_	SKIP2	BACO9	64C09-	EAC39	. E
		1								OEVSL 1	- 1	SKIP	BAC1D-	EAC09	EAC13-	Z
3 % dC l	10P4C	808	80048							0EVSL 1			BA: 10	BACIO	EACTO	•
	2110	9	9							-20919		+ 1414	34511-	EACID	EAC11-	* 1
8T 2A	BTZA	01919	CIGNS							DE VND 2	DEVAUZ	SKIP3	ENBL	EACII-	BACTY	~
,										DEVSL2	ENBLND	SKIP	DEVSI.1	CND815	8AC09-	>
د د	BPCLRC BPCLKC	1 1 9 4 9	5481							-			1			:

COMMON SECTION INITHDIIT DATE BREAK!

TABLE III-5.

A 32	4 0 · 3 0 m fr I J K - I I I I I I I I I I I I I I I I I I		932		7 000 000	UB	-	1	7	ď	2 3	The same and the s	~ ~	, -	2
101		1						-							
			631					MARKET OF S. STANDARDS							
2			830					Appear of the second party				named and a supple			
			9 29					1				and the state of t			
1	MOSOS SARA BORNSTA BOLNSTA BOLNSTA BOLNSTA BANK DO BANK DO BANK DO BONSTA BONST		828												
			927												
			92												
			825	R123		BUF 06+	MATTE+	AC05	ACO/ BUF08+	BUF09+	ACOR	AC39	BUF1 0+	MAITE	
	#205 #0610- #0610- #5810- #0610- #0611- #60611- #0611-	BACII Racii- Read	424	R123		BUF 00+	*		ACUI BUF32+	8UF0 3+				MRTTE+	2
		BACO9- BACO9- READ	823	R202		BT1	SPCL R	AOR AC-	BTI	BKROS	8T2			BEN'	
- 8		BACOT RACOT- READ	872	R107		C TWD3	WRITE+	WRITE	671C	AT2	•			READ	,
	R205 LCGAD BUFCG4- CLEAR GSRCG4- BACD4- RAEDD CLOAD BUFCS+ BUFCS+	BACOS- READ	121	1111		84807-	DE VND 3	DEVS13	1001	CTWD3			CTWD3	CAO	
	R2D5 LOAD CLEAR CLEAR #SR02- BUFD2+ #SR02- RACO2- RACO2- RACO3- R	BACO3- READ	R20	1001		GRP SEL	#4EC+	ARK+	REDNO	AFOND					
30.00	R205 EUFOD- CLEAN BACFOD- BACFOD- READ READ RUFOD- BUFOD- BUFOD-	READ	61 6	R111		I NP4C CT WOO		* 2 × 2 × 4		CLRVD	CL FAR	1002	CTN23	CLEAR	
. 203	R202 fDP4 DECSLO BPCLR BSRSV-		5	200M		EACOD EACO1		EACO4							
P 1 23	R123 FACO0- FACO1- COAC- FACO3- FACO3- FACO3- FACO4- FACO4-	A:04 A:05 A:05	118	R123			LOAC -				ACOB				
	< 0.00 MFIJA 74 X F K W P	· 5 >			∢ E U										

TABLE III-6.

Total State of the
AND MANAGEMENT

Harman Control

Committee

Hatterintel

PORT O/LINE ADAPTDR # (WITHOUT DATA BREME)

	4++ 4 +1 ++14 &	1101+01+0+10
A16 R205	SCHOOL SC	8 1 6 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8
A15 R201	#\$#1FT #\$#1FT #\$#11+ #\$#1FT #\$#1FT #\$#1FT	P 15 R1 11 R1 11 RCHADA
Ai4 R235		# # # # # # # # # # # # # # # # # # #
A13	######################################	8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8
A12 R205	### ##################################	# 107 # 107
A11	26 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2	# 20 2
AI 0	2	8 6 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2
A 09	# 2 H H H H H H H H H H H H H H H H H H	809 RADILR BUNK MP41 RUNK
A0B	M M M M M M M M M M M M M M M M M M M	BOS RECOS RESTANT RETARDS RETA
A07	BGRDSD+ BRDSD+ BRDSD+ BRDSD- BRDSD- BRDSD- BRDSD- BRDSSD- BRDSSD- BRDSSD- BRDSSD- BRDSSD- BRDSSD- BRDSSD- BRDSSD- BRDSD-	# # # # # # # # # # # # # # # # # # #
A06 R001	######################################	8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8
A05	# SDBF + # # # # # # # # # # # # # # # # # #	# 501 # 501 # 501 # 501 # 501 # 501 # 501 # 501
A04 H501	BENDOA BSRCK BELOA BLOA BLOA BSCRB	BO4 MSO1 BCND36 BSCK BSCK BSCK BSCK BSCK BSCK
A03	RAD- RAD- RAP- RAPIX	€ C d
A32 EIAR	BEGNDOS BEGNDOS BEGNDOS BEGNDOS BECS+ BECS	802 614 R 664034 460734 4708 6708 6708 6708 6700 6700 6701
1 C V	8 4 4 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8	# # # # # # # # # # # # # # # # # # #
4 8 8 9 9 9 9 9 9 9 9 9 9 9 9 9 9 9 9 9	< C U U U U U U U U U	4EUDLLINY_TPGEV F

CABLE III-7.

L A32		< ⊕ ∪	and defined the region of the region of the region of		•	*	7	¥ .			. 0.	~	\$	- :	⇒ >		1	1 832		***		*	• •	*** * *********************************								:
A31			•	•	•			•		•		,	•		_			937	R205					S. S. S.	+ #CFR2+	BAC09	BACO	XUAC IN I	1	. ACFR3-		
A30	R123		JCFR3+	OCFR2+	BENAXO	FACOR	E ACO	CFR1+	A CT ROS	FACIO	EAC 11	BROSD	# 05 0 M	BKSLA	21071			830	4208		i	PLOAUX	•	N A CEN	BCFR3	BAC11	8AC 11	AL DALIX	OCFR!+	JCFR 1		9 AC 10
A 29								41.174								•	The second	2	R205		#GND 61	FKI +		BEFR2-	JFR2+	19 CM 26	190N96	FRZ+	FFR3+		FCFR3-	1909
A28	R123		#EBPC+	OIFHO+	FENBL +	EAC 06	EAC 07	STROY	- C	FACOR	E ACO9	PR I MG	PLAROT		EAC 11			828	R205		8GN0 60	8 000	21.030	SCFR0-	FR0+	BEFRO	DEF RO		BFR 1+		FCFR1-	9GND 60
A27	R1 23		#S#S#	FOL ST+	FNBL+	E AC DO	EACOI	***	TOSO Y			BXTRO+	BCL SQ	FENDL +	EACO5			827	R602		8CND8	92423		-SAC-	GENOS9			ACANT A	-OK-11	- THX	1 FM0+	RSTRT
A26	R205		BRKD		~			-0418	9 X 1 K C+	A L M CARK	OXT RO.	WXTRO-		BAC04				929	R 603			1	END.			# ZROSR	X 7 70+	Y COL	I MB SR	*	FNAX-	
A25	R 205		JSTCK	FLSD-	BANCLR		CL SO+	5		T KVKK	DSRSV+	SRSV-	GESRSV	BACOO	7			828	R111				12		PENBL-			_	DENAX-		PATY	INVO
A24	R 205		AL SER		PUCLA	1441		8AC02			10. ST+			BACOI	z		;	954	1001		į	CIMOI		-	_	GNXVO	v	REC+	0		PARMO	
A23	R205		PINVAK		PUCLE				9034	- MANGE	_		-	BACTY			!	623	R121 /			,		PADAC	•		_ `	BBRK+	_	PARI		00V
A22	R201	86ND 20	_		6CN020			SPWC R	- JASH	_	. –	AX4T+		1 + 2 2 4 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1				822	R121 F			1672			+	_	0EP2		٠	>	EXHIT S	
A21	RZDI	#GWD 19		FOAC	SCHOILS			A DESCRIPTION OF THE PERSON OF	PAK C				BSTART	FXN1-				821	RIZI				_	PENZR		_	FKW1				FILSO-	_
A20	R 201			FINE	BACO7	BREC-					~		SCLOCK	BDT SY-	BREC+		ļ	820	A111			10000		ØXMTE-	OXMTE-	0FR3+	FRO	-400	-A00	. :	FNO	DESESV
A1.9			and place continues of pass					101010111111111111111111111111111111111										19	LOCA	1		1	TO STATE	BXHTND	BSTROY	WATER	8FR2+		į	٠	FRO	
A18			taga an a.e.a.e.a.e.a.e.a.e.a.e.a.e.a.e.a.e.a.e					**************************************									1000	e 1 e						•								
A17	R202		0FR3+	104 -	1	OLIME-	OL INE+	SCLOCK.	AE B 26	JFR3+	BPATY-		PTBF+	45.030	PATY+			<u> </u>						***************************************					AMA TAN DESCRIPTION OF THE PROPERTY OF THE PRO			
	_	∢ 6 ∪	٥	w	L	T ·	-	۷.		z	•	~	N I		>					< €	ه دا ا	۱ د	u w	T	7	¥	. 1	2	•	e (^ -	- ⊃ >

PORT O'MINE ADAPTOR & WITHOUT DATA BREAK!

TABLE III-8.

DOCUMENT CO	NTROL DATA - RAI		he amount secret is alreading.
THE UNIVERSITY OF MICHIGAN		Uncla	T SECURITY CLASSIFICATION SSIFIED
CONCOMP PROJECT		24 GROUP	
3. REPORT TITLE			
A 201A DATA COMMUNICATION ADAPT PRELIMINARY ENGINEERING			
4. DESCRIPTIVE NOTES (Type of report and Inclusive delec) Technical Report			
S. AUTHOR(S) (Loot name, first name, initial)			
WOOD, David E.			
6. REPORT DATE February 1968	79. TOTAL NO. OF P.	AGES	76. NO. OF REFS
84. CONTRACT OR GRANT NO.	Se. ORIGINATOR'S RE	PORT NUM	0 E R(3)
DA-49-083 OSA-3050 A PROJECT NO.	Memorand		
g.	SA. OTHER REPORT I	io(S) (Any	other numbers that may be evalgred
d.			
18. AVAILABILITY/LIMITATION NOTICES			
Qualified requesters may obtain	copies of t	his re	port from DDC.
11. SUPPLEMENTARY NOTES	12. SPONSORING MILI	FARY ACT	VITY
	Advanced Re	search	Projects Agency
44 4000000			

This report discusses the design and use of equipment built for data communication to and from a PDP-8 through a 201A data set. The purpose of the data communication interface is to allow a PDP-8 to send and receive digital data through a 201A data set in half-duplex mode. Basic design objectives and decisions are described first. A brief overall system description together with a sketch of a data format scheme and programming considerations is followed by a detailed description of the interface logic.

Security Classification

KEY WORDS

LINK A LINK B LINK C

ROLE WT ROLE WT ROLE WT

Data Communication

Logical Design

Data Transmission

Serial Synchronous Data Transmission

Digital Computer Interface

INSTRUCTIONS

- ORIGINATING ACTIVITY: Enter the name and address of the contractor, subcontractor, grantee, Department of Defense activity or other organization (corporate author) issuing the report.
- 2a. REPORT SECURITY CLASSIFICATION: Enter the overall accurity classification of the report. Indicate whether "Restricted Data" is included. Marking is to be in accordance with appropriate security regulations.
- 25. GROUP: Automatic downgrading is specified in DoD Directive 5200.10 and Armed Forces Industrial Manual. Exter the group number. Also, when applicable, show that optional markings have been used for Group 3 and Group 4 as authorized.
- 3. REPORT TITLE: Enter the complete report title in all capital letters. Titles in all cases should be unclassified. If a meaningful title cannot be selected without classification, show title classification in all capitals in parenthesis immediately following the title.
- DESCRIPTIVE NOTES: If appropriate, enter the type of report, e.g., interim, progress, summary, annual, or final. Give the inclusive dates when a specific reporting period is covered.
- 5. AUTHOR(S): Enter the name(s) of author(s) as shown on or in the report. Enter leat name, first name, middle initial. If military, show rank and branch of service. The name of the principal author is an absolute minimum requirement.
- 6. REPORT DATE: Enter the date of the report as day, month, year; or month, year. If more than one date appears on the report, use date of publication.
- 7s. TOTAL NUMBER OF PAGES: The total page count ahould follow norms: pagination procedures, i.e., enter the number of pages containing information.
- 7b. NUMBER OF REFERENCES: Enter the total number of references cited in the report.
- 8. CONTRACT OR GRANT NUMBER: If appropriate, enter the applicable number of the contract or grant under which the report was written.
- 8b, 8c, & 8d. PROJECT NUMBER: Enter the appropriate military department identification, such as project number, subproject number, system numbers, task number, etc.
- 9a. ORIGINATOR'S REPORT NUMBER(5): Enter the official report number by which the document will be identified and controlled by the originating activity. This number must be unique to this report.
- 9b. OTHER REPORT NUMBER(\$): If the report has been assigned any other report numbers (either by the originator or by the aponsor), also enter this number(s).
- AVAILABILITY/LIMITATION NOTICES: Enter any limitations on further dissemination of the report, other than those

imposed by security classification, using standard statements such as:

- (1) "Qualified requesters may obtain copies of this report from DDC."
- (2) "Foreign announcement and dissemination of this report by DDC is not authorized."
- (3) "U. S. Government agencies may obtain copies of this report directly from DDC. Other qualified DDC users shall request through
- (4) "U. S. military agencies may obtain copies of this report directly from DDC. Other qualified users shall request through
- (5) "All distribution of this report is controlled. Qualified DDC users shall request through

If the report has been furnished to the Office of Technical Services, Department of Commerce, for sale to the public, indicate this fact and enter the price, if known.

- 11. SUPPLEMENTARY NOTES: Use for additional explanatory notes.
- 12. SPONSORING MILITARY ACTIVITY: Enter the name of the departmental project office or laboratory sponsoring (paying for) the research and development. Include address.
- 13. ABSTRACT: Enter an abstract giving a brief and factual aummary of the document indicative of the report, even though it may also appear elsewhere in the body of the technical report. If additional space is required, a continuation sheet shall be attached.

It is highly desirable that the abstract of classified reports be unclassified. Each paragraph of the abstract shall end with an indication of the military security classification of the information in the paragraph, represented as (T.S), (S), (C), or (U).

There is no limitation on the length of the abstract. However, the suggested length is from 150 to 225 words.

14. KEY WORDS: Key words are technically meaningful terms or short phrases that characterize a report and may be used as index entries for cataloging the report. Key words must be selected so that no security classification is required. Identifiers, such as equipment model designation, trade name, military project code name, geographic location, may be used as key words but will be followed by an indication of technical context. The sasignment of links, rules, and weights is optional.